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The design of the compute elements of hardware, its datapath, plays a cru-
cial role in determining the speed, area and power consumption of a device.
The building blocks of datapath are polynomial in nature. Research into the
implementation of adders and multipliers has a long history and develop-
ments in this area will continue. Despite such efficient building block imple-
mentations, correctly determining the necessary precision of each building
block within a design is a challenge. It is typical that standard or uniform
precisions are chosen, such as the IEEE floating point precisions. The hard-
ware quality of the datapath is inextricably linked to the precisions of which
it is composed. There is, however, another essential element that determines
hardware quality, namely that of the accuracy of the components. If one
were to implement each of the official IEEE rounding modes, significant dif-
ferences in hardware quality would be found. But in the same fashion that
standard precisions may be unnecessarily chosen, it is typical that compo-
nents may be constructed to return one of these correctly rounded results,
where in fact such accuracy is far from necessary. Unfortunately if a lesser
accuracy is permissible then the techniques that exist to reduce hardware
implementation cost by exploiting such freedom invariably produce an error
with extremely difficult to determine properties.
This thesis addresses the problem of how to construct hardware to effi-
ciently implement fixed and floating-point polynomials while exploiting a
global error freedom. This is a form of lossy synthesis. The fixed-point
contributions include resource minimisation when implementing mutually
exclusive polynomials, the construction of minimal lossy components with
guaranteed worst case error and a technique for efficient composition of such
components. Contributions are also made to how a floating-point polyno-
mial can be implemented with guaranteed relative error.
3
Acknowledgements
This thesis is another strand that links Imagination Technologies with Impe-
rial College London’s Department of Electrical and Electronic Engineering.
Its inception is a testament to the vision of Imagination Technologies’ Tony
King-Smith and Martin Ashton and Imperial College London’s Peter Che-
ung and George Constantinides and for its execution it owes much to many.
The thesis has grown at the same time that Imagination’s Datapath group
has grown. I have been incredibly fortunate to find six incredibly talented
engineers who, luckily for me, took an interest in a field which I fell into
quite by accident many years ago and have since made my home. For all
their work, enthusiasm, ingenuity, tenacity and particular independence I
sincerely thank Casper Van Benthem, Freddie Exall, Thomas Rose, Sam
Elliott, Kenneth Rovers and Emiliano Morini. Particular mention goes to
Freddie’s staggering array of essential tools TBGen, Hectorator, Paretor
and Decorator, Thomas for FRator, Casper and Kenneth’s implementations
of faithfully rounded floating-point multipliers and adders respectively and
Sam’s floating-point verification assistance. All without which this work
would not have been possible. Thanks also to Imagination’s Raeeka Yas-
saie and Imperial’s Clare Drysdale for all of their support and fascinating
conversations on all matters industrial academic. Gratitude goes to Clifford
Gibson and Jonathan Redshaw for being very understanding line managers
as I tried to navigate two complementary yet competing sets of obligations.
I would like to thank Carl Pixley and Himanshu Jain whose development
of the paradigm shifting Synopsys’ Hector has enabled my group to flourish,
provided fascinating insight into our verification challenges and enabled me
to share a verification success story in multiple countries.
On the Imperial side, sincere thanks goes to David Boland, Samuel Bayliss
and Josh Levine of the Circuits and Systems Group for their technical in-
sight, critique and refreshingly broad conversation. Being involved in the
shadow management of the EDA club beside David and Sam was a very
4
interesting journey, thanks to my companions for the ride. Thanks to EDA
members for enriching my knowledge by the various talks and David Thomas
for sharing his interesting work, unique approach to the field, clarity of pre-
sentation and critique. I offer my supervisor, George Constantinides, my
sincere gratitude for pushing this work to be the best it can be, his insight,
vision, direction and incredible ability to quickly understand ideas, despite
being presented, on occasion, with truly incomprehensible material.
It is essential to thank my parents for giving me blank paper from a
young age and luckily we all still use it. Finally it remains to thank my
partner, James Van Der Walt, for his unending support and whose own
work constantly reminded me that ultimately we do our work to improve
the lives of others. I believe my work has enriched the field, improved and
pushed my group’s work, added value to the company and its products.
This thesis has its roots in the continuous design challenges thrown up
on a daily basis by working in the mobile graphics hardware sector. It is
a truly exciting area for computer arithmetic, large amounts of datapath
constrained by ever changing constraints on power, area, speed, precision
and accuracy. Hopefully this thesis contributes a little to giving engineers
the tools they need to do what must be done. I hope aspects of this thesis
will live on in tools and code within Imagination, will be extended and
improved by others and ultimately find its way into devices used by many.
To those who may be interested in having one foot firmly in an academic
setting and another in an industrial one and who wishes to stand and nudge





1.1. Statement of Originality . . . . . . . . . . . . . . . . . . . . . 25
1.2. Impact . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
1.3. Thesis Organisation . . . . . . . . . . . . . . . . . . . . . . . 28
2. Background 30
2.1. Logic and Datapath Synthesis . . . . . . . . . . . . . . . . . . 32
2.1.1. Integer Addition and Multiplication . . . . . . . . . . 35
2.1.2. Datapath Synthesis Flow . . . . . . . . . . . . . . . . 43
2.2. High-Level Synthesis . . . . . . . . . . . . . . . . . . . . . . . 44
2.3. Lossy Synthesis . . . . . . . . . . . . . . . . . . . . . . . . . . 49
2.3.1. Word-length Optimisation . . . . . . . . . . . . . . . . 49
2.3.2. Imprecise Operators . . . . . . . . . . . . . . . . . . . 51
2.3.3. Gate Level Imprecision . . . . . . . . . . . . . . . . . 53
2.4. Polynomials in Datapath . . . . . . . . . . . . . . . . . . . . . 55
2.5. Context of Contribution . . . . . . . . . . . . . . . . . . . . . 57
3. Preliminaries 60
3.1. Polynomials and Polynomial Rings . . . . . . . . . . . . . . . 61
3.2. Multivariate Division . . . . . . . . . . . . . . . . . . . . . . . 63
3.3. Gro¨bner Bases . . . . . . . . . . . . . . . . . . . . . . . . . . 67
3.4. Elimination and Solutions to Systems of Multivariate Poly-
nomials . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
3.5. Membership of Vanishing Ideals . . . . . . . . . . . . . . . . . 73
4. Lossless Fixed-Point Polynomial Optimisation 79
4.1. Arithmetic Sum-Of-Products . . . . . . . . . . . . . . . . . . 82
4.2. Motivational Example . . . . . . . . . . . . . . . . . . . . . . 85
6
4.3. Control Logic Minimisation . . . . . . . . . . . . . . . . . . . 88
4.3.1. Determining the Total Degrees of Monomials in p . . . 89
4.3.2. Solving the Optimisation Problem . . . . . . . . . . . 92
4.3.3. Lifting the Restrictions . . . . . . . . . . . . . . . . . 95
4.3.4. Changing Variables . . . . . . . . . . . . . . . . . . . . 98
4.4. Optimising the Optional Negations . . . . . . . . . . . . . . . 100
4.5. Overall Flow . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
4.6. Formal Verification . . . . . . . . . . . . . . . . . . . . . . . . 107
4.6.1. The Waterfall Verification . . . . . . . . . . . . . . . . 112
4.6.2. Overall Verification Flow . . . . . . . . . . . . . . . . 113
4.7. Experiments . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
4.7.1. Control Logic Minimisation Experiments . . . . . . . 117
4.7.2. Optional Negation Experiments . . . . . . . . . . . . . 124
4.7.3. General Experiments . . . . . . . . . . . . . . . . . . . 128
4.7.4. Formal Verification Experiments . . . . . . . . . . . . 135
5. Lossy Fixed-Point Components 137
5.1. Integer Multiplication . . . . . . . . . . . . . . . . . . . . . . 139
5.1.1. Background on Truncation Multiplier Schemes . . . . 139
5.1.2. Constructing Faithfully Rounded Multipliers . . . . . 143
5.1.3. Error Properties of Truncated Multipliers . . . . . . . 154
5.2. Multioperand Addition . . . . . . . . . . . . . . . . . . . . . . 157
5.2.1. Optimal Truncation Theorem . . . . . . . . . . . . . . 159
5.2.2. Lemma 1: lopti = hi for i < k . . . . . . . . . . . . . . 160
5.2.3. Lemma 2: lopti = 0 for i > k . . . . . . . . . . . . . . . 161
5.2.4. Faithfully Rounded Array Theorem . . . . . . . . . . 162
5.2.5. Application to Multiplier Architectures . . . . . . . . 163
5.2.6. Experiments . . . . . . . . . . . . . . . . . . . . . . . 166
5.3. Constant Division . . . . . . . . . . . . . . . . . . . . . . . . 172
5.3.1. Conditions for Round Towards Zero Schemes . . . . . 173
5.3.2. Conditions for Round To Nearest, Even and Faithfully
Rounded Schemes . . . . . . . . . . . . . . . . . . . . 175
5.3.3. Hardware Cost Heuristic . . . . . . . . . . . . . . . . . 176
5.3.4. Optimal Round Towards Zero Scheme . . . . . . . . . 176
5.3.5. Optimal Rounding Schemes . . . . . . . . . . . . . . . 179
5.3.6. Extension to Division of Two’s Complement Numbers 179
7
5.3.7. Application to the Multiplication of Unsigned
Normalised Numbers . . . . . . . . . . . . . . . . . . . 180
5.3.8. Experiments . . . . . . . . . . . . . . . . . . . . . . . 181
5.4. Formal Verification of Lossy Components . . . . . . . . . . . 182
6. Lossy Fixed-Point Polynomial Synthesis 185
6.1. Exploiting Errors for Arbitrary Arrays and Constant Division 187
6.2. Array Constructions . . . . . . . . . . . . . . . . . . . . . . . 189
6.3. Navigation of the Error Landscape . . . . . . . . . . . . . . . 192
6.3.1. Developing a Heuristic for the Navigation of the Error
Landscape . . . . . . . . . . . . . . . . . . . . . . . . . 193
6.3.2. Example Navigations of the Error Landscape . . . . . 196
6.3.3. Procedure for Error Landscape Navigation . . . . . . 210
6.4. Fixed-Point Polynomial Hardware Heuristic Cost Function . . 214
6.4.1. Binary Integer Adder . . . . . . . . . . . . . . . . . . 214
6.4.2. Binary Rectangular Arrays . . . . . . . . . . . . . . . 215
6.4.3. Arbitrary Binary Array . . . . . . . . . . . . . . . . . 217
6.4.4. Multipliers . . . . . . . . . . . . . . . . . . . . . . . . 217
6.4.5. Squarers . . . . . . . . . . . . . . . . . . . . . . . . . . 218
6.4.6. Constant Multiplication . . . . . . . . . . . . . . . . . 219
6.4.7. Example Heuristic Calculation Cost . . . . . . . . . . 219
6.5. Experiments . . . . . . . . . . . . . . . . . . . . . . . . . . . . 223
6.5.1. Comparison of Word-length Optimisation versus Ar-
ray Truncation . . . . . . . . . . . . . . . . . . . . . . 224
6.5.2. Validation of Area Heuristic Cost Function . . . . . . 232
6.5.3. Quality of Error Landscape Navigation . . . . . . . . 233
6.5.4. Conclusion . . . . . . . . . . . . . . . . . . . . . . . . 238
7. Lossy Floating-Point Polynomial Synthesis 240
7.1. Floating-Point Background and Algorithms for Implementing
Polynomials . . . . . . . . . . . . . . . . . . . . . . . . . . . . 241
7.1.1. Error-Free Transformations . . . . . . . . . . . . . . . 243
7.1.2. Polynomial Evaluation . . . . . . . . . . . . . . . . . . 244
7.2. Lossy Floating-Point Components . . . . . . . . . . . . . . . 249
7.2.1. Lossy Floating-Point Multipliers . . . . . . . . . . . . 249
7.2.2. Faithfully Rounded Floating-Point Multiplier Theorem 250
8
7.3. Accurate Evaluation and Allowable Varieties . . . . . . . . . 254
7.4. Accurate Evaluation of the Motzkin Polynomial . . . . . . . . 257
7.4.1. Partitioning the Domain . . . . . . . . . . . . . . . . . 259
7.4.2. Accurate Evaluation Far from the Variety . . . . . . . 262
7.4.3. Accurate Evaluation Close to the Variety . . . . . . . 267
7.4.4. Dealing with Floating-Point Error in the Branch Con-
ditions . . . . . . . . . . . . . . . . . . . . . . . . . . . 271
7.4.5. Algorithm for the Accurate Evaluation of the Motzkin
Polynomial . . . . . . . . . . . . . . . . . . . . . . . . 274
7.5. Towards an Algorithm in the General Case . . . . . . . . . . 279
7.5.1. Determining the Allowable Nature of the Variety, Au-
tomatic Test Pattern Generation and Component Sug-
gestion . . . . . . . . . . . . . . . . . . . . . . . . . . . 280
7.5.2. Input Domain Partitioning . . . . . . . . . . . . . . . 281
7.5.3. General Accurate Evaluation Far from the Variety . . 284
7.5.4. General Accurate Evaluation Close to the Variety . . 286
7.5.5. General Handling of Floating-Point Errors in the Branch
Conditions . . . . . . . . . . . . . . . . . . . . . . . . 286
7.6. Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . 287
8. Conclusion 288
8.1. Future Work . . . . . . . . . . . . . . . . . . . . . . . . . . . 291
8.2. Final Words . . . . . . . . . . . . . . . . . . . . . . . . . . . . 293
Bibliography 294
Appendices 313
A. Error Expectation and Variance of CCT 314
A.1. Error Expectation . . . . . . . . . . . . . . . . . . . . . . . . 314
A.1.1. Lemma 2 . . . . . . . . . . . . . . . . . . . . . . . . . 314
A.1.2. Statistics of T . . . . . . . . . . . . . . . . . . . . . . . 315
A.2. Error Variance . . . . . . . . . . . . . . . . . . . . . . . . . . 320
A.2.1. E(T 2(A,B,C)) . . . . . . . . . . . . . . . . . . . . . . 320
A.2.2. E
(42k) . . . . . . . . . . . . . . . . . . . . . . . . . . . 321
A.2.3. E (T (A,B,C)4k) . . . . . . . . . . . . . . . . . . . . . 321
A.2.4. The Error Variance . . . . . . . . . . . . . . . . . . . . 324
9
B. Faithfully Rounded FP Addition 325
C. The Condition for the Use of F32/F64 Far from x = y = z 330
C.1. The Conditions for the Use of F32 . . . . . . . . . . . . . . . 330
C.2. The Conditions for the Use of F64 . . . . . . . . . . . . . . . 333
D. The Condition for the Use of F32/F64 Far from z = x = 0 337
D.1. The Conditions for the Use of F32 . . . . . . . . . . . . . . . 337
D.2. The Conditions for the Use of F64 . . . . . . . . . . . . . . . 342
E. The Condition for the Use of F32/F64 Far from the Variety347
E.1. The Conditions for the Use of F32 . . . . . . . . . . . . . . . 347
E.2. The Conditions for the Use of F64 . . . . . . . . . . . . . . . 354
F. Calculation of ∆ and pmin Near x = y = z 362
F.1. Calculation of ∆ . . . . . . . . . . . . . . . . . . . . . . . . . 362
F.2. Calculation of pmin . . . . . . . . . . . . . . . . . . . . . . . . 365
G. Calculation of ∆ and pmin Near x = z = 0 368
G.1. Calculation of ∆ . . . . . . . . . . . . . . . . . . . . . . . . . 368
G.2. Calculation of pmin . . . . . . . . . . . . . . . . . . . . . . . . 372




2.1. Commercial ASIC Synthesis Tools. . . . . . . . . . . . . . . . 33
2.2. Commercial LEC Tools. . . . . . . . . . . . . . . . . . . . . . 33
2.3. Datapath Synthesis Tools and Libraries. . . . . . . . . . . . . 34
2.4. High-Level Synthesis Tools. . . . . . . . . . . . . . . . . . . . 46
4.1. Synthesis Results for Sample SOPs. . . . . . . . . . . . . . . . 84
4.2. Integer Program Runtimes. . . . . . . . . . . . . . . . . . . . 123
4.3. Integer Program Runtimes. . . . . . . . . . . . . . . . . . . . 132
4.4. Area Benefits of the Proposed Flow. . . . . . . . . . . . . . . 135
4.5. Formal Verification Runtimes. . . . . . . . . . . . . . . . . . . 136
5.1. X values for VCT worst case error vectors. . . . . . . . . . . . 154
5.2. X values for VCT worst case error vectors. . . . . . . . . . . . 157
5.3. X± and Y ± for RTZ, RTE and FR. . . . . . . . . . . . . . . 179
6.1. Area cost of Parallel Prefix Adder. . . . . . . . . . . . . . . . 215
6.2. Characteristics of the Partial Product Arrays of a Cubic Poly-
nomial Implementation. . . . . . . . . . . . . . . . . . . . . . 220
6.3. Cubic Polynomial Heuristic Area Cost. . . . . . . . . . . . . . 221
6.4. Runtimes of Hector Lemmas Determining Non Zero Partial
Product Bits. . . . . . . . . . . . . . . . . . . . . . . . . . . . 225
6.5. Correlation Coefficients for Normalised Area versus Heuristic
Area Cost Function. . . . . . . . . . . . . . . . . . . . . . . . 233
7.1. Floating-Point Types. . . . . . . . . . . . . . . . . . . . . . . 242
7.2. Floating-Point Interpretation. . . . . . . . . . . . . . . . . . . 242
7.3. Accurate Evaluability of Polynomials. . . . . . . . . . . . . . 247
7.4. Allowable Varieties and Accurate Evaluability of Polynomials. 256
7.5. Values of e for Lines of the Variety and F32 and F64. . . . . 267
7.6. Constraints for Input Domain Partitioning. . . . . . . . . . . 282
11
List of Figures
2.1. Intel CPU Introductions [161]. . . . . . . . . . . . . . . . . . 31
2.2. Levels of Design Abstraction. . . . . . . . . . . . . . . . . . . 32
2.3. Average Number of gates of Logic and Datapath, Excluding
memories [59]. . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
2.4. Equivalence Checking with Hint files. . . . . . . . . . . . . . . 35
2.5. Structure of AND Multiplication Array. . . . . . . . . . . . . 39
2.6. Initial Structure of Booth Radix-4 Multiplication Array. . . . 41
2.7. Simplified Structure of Booth Radix-4 Multiplication Array. . 41
2.8. Structure of Booth Radix-4 Multiplication Array. . . . . . . . 41
2.9. Array Reduction of 5 bit AND Array Multiplier. . . . . . . . 42
2.10. Lossy Synthesiser. . . . . . . . . . . . . . . . . . . . . . . . . 58
3.1. Multivariate Division Algorithm. . . . . . . . . . . . . . . . . 66
3.2. Buchberger’s Algorithm. . . . . . . . . . . . . . . . . . . . . . 68
4.1. Example Sum-Of-Products Array. . . . . . . . . . . . . . . . . 82
4.2. Example Sum-Of-Products Array Reduction. . . . . . . . . . 83
4.3. Example Data-Flow Graph. . . . . . . . . . . . . . . . . . . . 110
4.4. Polynomial Behaviour of Operators (P=Polynomial and N=Non-
Polynomial). . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
4.5. Algorithm for Establishing Polynomial Nature of Inputs. . . . 111
4.6. Augmented Data-Flow Graph. . . . . . . . . . . . . . . . . . 111
4.7. Formal Verifications Required. . . . . . . . . . . . . . . . . . 113
4.8. Area-Delay curves for m1, m5 and AB + C which forms a
lower bound on achievable area. . . . . . . . . . . . . . . . . . 117
4.9. Area-Delay curves for y1,1 and y1,2. . . . . . . . . . . . . . . . 122
4.10. Area-Delay curves for y2,1 and y2,2. . . . . . . . . . . . . . . . 122
4.11. Area-Delay curves for y3,1 and y3,2. . . . . . . . . . . . . . . . 123
4.12. Area-Delay curves for y1 pre and post the optimisation. . . . 125
12
4.13. Area-Delay curves for y2 pre and post the optimisation. . . . 125
4.14. Area-Delay curves for y3 pre and post the optimisation. . . . 126
4.15. Area-Delay curves for y4 pre and post the optimisation. . . . 126
4.16. Area-Delay curves for y5 pre and post the optimisation. . . . 128
4.17. Area-Delay curves for y1,0 and y1,2. . . . . . . . . . . . . . . . 129
4.18. Area-Delay curves for y2,0 and y2,2. . . . . . . . . . . . . . . . 130
4.19. Area-Delay curves for y3,0 and y3,2. . . . . . . . . . . . . . . . 130
4.20. Area-Delay curves for y6,0 and y6,1. . . . . . . . . . . . . . . . 133
4.21. Area-Delay curves for y7,0 and y7,1. . . . . . . . . . . . . . . . 134
5.1. Structure of AND Array Multiplier Truncation Schemes. . . . 139
5.2. Structure of an arbitrary array truncation scheme. . . . . . . 158
5.3. Illustration of hi of li. . . . . . . . . . . . . . . . . . . . . . . 159
5.4. Optimal Truncation of an Arbitrary Array. . . . . . . . . . . 163
5.5. Ragged Truncated Multiplier — AND Array. . . . . . . . . . 164
5.6. Booth Radix-4 Array — Least Significant Columns. . . . . . 164
5.7. Ragged Truncated Multipliers — Booth Radix-4 Array. . . . 165
5.8. Number of Saved Partial Product Bits over CCT. . . . . . . . 167
5.9. Area/Delay Comparisons of Faithfully Rounded AND Array
Multipliers n=16. . . . . . . . . . . . . . . . . . . . . . . . . . 168
5.10. Area/Delay Comparisons of Faithfully Rounded AND Array
Multipliers n=24. . . . . . . . . . . . . . . . . . . . . . . . . . 168
5.11. Area/Delay Comparisons of Faithfully Rounded AND Array
Multipliers n=32. . . . . . . . . . . . . . . . . . . . . . . . . . 169
5.12. Area/Delay Comparisons of Faithfully Rounded Booth Array
Multipliers n=16. . . . . . . . . . . . . . . . . . . . . . . . . . 169
5.13. Area/Delay Comparisons of Faithfully Rounded Booth Array
Multipliers n=24. . . . . . . . . . . . . . . . . . . . . . . . . . 170
5.14. Area/Delay Comparisons of Faithfully Rounded Booth Array
Multipliers n=32. . . . . . . . . . . . . . . . . . . . . . . . . . 170
5.15. Example Linearly Bounded Sawtooth Function. . . . . . . . . 174
5.16. Delay and Area Synthesis Comparisons. . . . . . . . . . . . . 182
5.17. Verification Runtimes for Faithfully Rounded CCT Multipli-
ers of Size n. . . . . . . . . . . . . . . . . . . . . . . . . . . . 183
5.18. Verification Runtimes for Faithfully Rounded Division by
Constant n. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 184
13
6.1. Example SOP and Constant Division DFG. . . . . . . . . . . 192
6.2. Basic Implementation of Cubic Polynomial. . . . . . . . . . . 197
6.3. 16 bit Truncated Squarer Array. . . . . . . . . . . . . . . . . 199
6.4. 16 by 18 bit Truncated Multiplier Array. . . . . . . . . . . . . 199
6.5. Truncated SOP Array. . . . . . . . . . . . . . . . . . . . . . . 200
6.6. DFG of Bilinear Interpolation. . . . . . . . . . . . . . . . . . 202
6.7. DFG of Gabor Filter. . . . . . . . . . . . . . . . . . . . . . . 207
6.8. Reduction of a Binary Rectangular Array. . . . . . . . . . . . 216
6.9. 10 by 10 Multiplier Booth Radix-4 Array. . . . . . . . . . . . 217
6.10. Flow for Truncating an HDL Array. . . . . . . . . . . . . . . 224
6.11. Cubic Polynomial Area-Delay Curves. . . . . . . . . . . . . . 226
6.12. Cubic Polynomial Area-Delay Curves — Starting State 2. . . 227
6.13. Cubic Polynomial Area-Delay Curves — Starting State 3. . . 227
6.14. Bilinear Interpolation Area-Delay Curves. . . . . . . . . . . . 228
6.15. Bilinear Interpolation Area-Delay Curves — Starting State 2. 229
6.16. Bilinear Interpolation Area-Delay Curves — Starting State 3. 229
6.17. Gabor Filter Area-Delay Curves. . . . . . . . . . . . . . . . . 230
6.18. Gabor Filter Area-Delay Curves — Starting State 2. . . . . . 231
6.19. Gabor Filter Area-Delay Curves — Starting State 3. . . . . . 231
6.20. Sample DFG Highlighting a Limitation of the Area Heuristic
Cost Function. . . . . . . . . . . . . . . . . . . . . . . . . . . 233
6.21. Area-Delay Curves for the Start and End Implementations of
the Iterative Procedure for the Cubic Polynomial. . . . . . . . 234
6.22. Area-Delay Curves for the Start and End Implementations of
the Iterative Procedure for the Bilinear Interpolation. . . . . 235
6.23. Area-Delay Curves for the Start and End Implementations of
the Iterative Procedure for the Gabor Filter. . . . . . . . . . 235
6.24. Zoom of Area-Delay Curves for the Start and End Implemen-
tations of the Iterative Procedure for the Gabor Filter. . . . . 236
6.25. Area-Delay Curves for the Arbitrary, Start and End Imple-
mentations for the Cubic Polynomial. . . . . . . . . . . . . . 237
6.26. Area-Delay Curves for the Arbitrary, Start and End Imple-
mentations for the Bilinear Interpolation. . . . . . . . . . . . 237
6.27. Area-Delay Curves for the Arbitrary, Start and End Imple-
mentations for the Gabor Filter. . . . . . . . . . . . . . . . . 238
14
7.1. Area-Delay Curves for F16 Multiplier Architectures. . . . . . 253
7.2. Area Delay Curves for F32 Multiplier Architectures. . . . . . 253
7.3. The Variety of the Motzkin Polynomial. . . . . . . . . . . . . 258
7.4. Projection of the Variety of the Motzkin Polynomial onto the
xy Plane. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 259
7.5. Projection of the Variety of the Motzkin Polynomial onto the
yz Plane. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260
7.6. Projection of the Variety of the Motzkin Polynomial onto the
xz Plane. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 261
7.7. Unit Sphere and Curved Pyramid around the line x = y = z. 266
7.8. Points (i, j) if aibj exists in p(z, a, b). . . . . . . . . . . . . . . 269
B.1. Area Delay Curves for F16 Adder Architectures. . . . . . . . 328




ALU Arithmetic Logic Unit
ASIC Application Specific Integrated Circuit
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DFG Data Flow Graph
DSL Domain Specific Language
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EDA Electronic Design Automation
Elimination Order term ordering placing a set of
variables higher than another
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GPGPU General Purpose Graphics Processing Unit
Half Adder Logic cell which produces the sum of two bits
HDL Hardware Description Language
HLS High-Level Synthesis
Homogeneous Polynomial a polynomial whose monomials
all have the same total degree
IC Integrated Circuit
Ideal the span of a set of polynomials
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LEC Logic Equivalence Checking
lex Lexicographic Term ordering
Monomial a product of variables, a term in a polynomial
Partial Product a row in a multiplier of sum-of-products array
QoR Quality of Results
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y[n : m] bits n down to m in the binary representation of variable y
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1. Introduction
Electronic systems pervade our daily lives, from our reliance on the internet,
the extraordinary growth of mobile communications to the many sophisti-
cated ways in which we now consume information, whether written, audio
or visual. In order to construct the devices which make this a reality a range
of challenges have had to be overcome. Internal power management for one,
where minimising energy usage means the ability to work from battery-
power and thus enabling portability. Many will have advanced graphics
and human-machine interfaces which need to be of high enough quality
and responsiveness to enable market success [170]. Portability and quality
requirements translate into speed, area and power constraints on the under-
lying hardware. Notions of quality can include image or audio properties,
high enough quality means minimum throughput capacity, memory band-
width and accuracy requirements. Certain notions of quality are embedded
in standards which new devices entering the market must satisfy, compli-
ance with standards means passing a variety of conformance tests. Video
standards include H264 [83] and MPEG4 [168], graphics standards include
OpenGL [94] and frameworks for targeting heterogeneous platforms include
OpenCL [93]. Devices that succeed in the market place must conform to
all relevant standards and given that people, and hence devices, move be-
tween countries, these standards come from all over the world, compete
with each other and continuously evolve. Hardware designers must produce
multi-standard hardware with acceptable throughput, frequency, area and
power properties in a short enough timescale in order for products to hit the
market at an opportune time. Designers must translate all of the hardware
requirements into a hardware description, explore the various trade offs that
exist and perform verification at speed.
This translation exercise is surprisingly non trivial for even the simplest
of designs. Consider creating hardware that calculates sin(x) that must
support multiple standards, each with their own precision, accuracy and
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throughput requirements, in minimal silicon area. A translation exercise
requires selecting the number format, algorithm and associated architec-
ture and the precision and accuracy of each operation. All aspects of this
task are non trivial, even though the number format for the inputs and
outputs may be determined by the application, internal formats need not
necessarily match these. For power constrained devices, it is not enough
that the precisions are sufficient for the required accuracy, there must be
just enough precision. Using standard precisions, such as IEEE single or
double precision floating-point formats [1], in an effort to match a software
implementation, may be extremely wasteful in terms of silicon or potentially
provide not enough precision. Designing application specific integrated cir-
cuits (ASICs) allows for the use of any number format, any precision and
any accuracy — to ignore this freedom is to systematically waste silicon,
degrade performance and potentially quality. Using such freedom is a great
opportunity and a great challenge.
This thesis deals with the design of datapath elements in ASIC hard-
ware design. Certain integrated circuits are necessarily constructed with a
large amount of datapath, such as graphics processing units (GPUs). In
these areas, datapath often determines the maximum operating frequency,
contributes significantly to the area and power consumption as well as pre-
senting challenges to the verification effort. Considerable research has gone
into the fundamental arithmetic operations, namely addition and multipli-
cation and leading industry logic synthesis tools are highly adept at creating
very efficient implementations when the design is polynomial in nature. Ex-
amples of such synthesis tools are Synopsys’ Design Compiler [162] and
Cadence’s RTL Compiler [19]. Algorithms have been developed which ex-
ploit these efficient functions. For example, it is common to use polynomials
to approximate transcendental functions like sin(x). Polynomial functions
can be efficiently implemented and are often required, as such, they are the
focus of this thesis. Despite the seeming synergy between functions that
can be efficiently implemented and those that need to be, there still remain
challenges in the area of polynomial datapath construction. Rewriting of
polynomials in order to improve the results of logic synthesis is limited in
industry standard logic synthesis tools. These synthesis tools are efficient
at optimising the operations and precisions provided by the input hardware
description language. They do not, however, cater for the exploitation of an
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accuracy freedom, and as such do not perform lossy synthesis. Research into
methods for exploiting an accuracy freedom typically do so without provid-
ing guaranteed statements on the nature of the error bring introduced and
as such cannot be used in a controlled manner. These methods leave hard-
ware designers having to perform functional testing on gate level netlists, an
invariably expensive, time consuming and incomplete method of functional
verification. The accuracy of floating-point algorithms are notoriously dif-
ficult to determine, this is also true of floating-point implementations of
polynomials. There are applications where failure to implement polynomi-
als with acceptable accuracy will result in catastrophic algorithm failure
[77].
Such challenges are the focus of this thesis, moreover the nature of solu-
tions found and presented in this thesis are designed to integrate into exist-
ing design flows in that they follow a high level synthesis paradigm. In this
paradigm a high level statement of the design intent is transformed into a
description encapsulated in a hardware description language (HDL) which
is then subsequently synthesised by an industry standard logic synthesis
tool. In particular, no changes to the logic synthesis is required. Industrial
hardware design places necessarily stringent requirements on the formal
verification of every transformation performed during the design process, as
such methods for independently proving the correctness of the transforma-
tions constructed are sought throughout. In order to achieve these goals,
the techniques used throughout the thesis are highly analytic, resulting in,
where possible, HDL components that can be used off-the-shelf, enabling
immediate use by hardware engineers. In this regard, this thesis succeeds
in multiple aspects, providing HDL which has guaranteed bounded error
properties and offers significant hardware implementation cost benefits. In
certain cases, it has been possible to prove that the error freedom has been
maximally exploited in minimising hardware resources. The thesis contains
a variety of algorithms and procedures for optimising the implementation of
fixed and floating-point polynomials, minimising resource usage while guar-
anteeing error properties. The method for ascertaining the quality of the
approaches is by comparing the results of logic synthesis experiments.
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1.1. Statement of Originality
A summary of the original contributions of this thesis per chapter are given
here:
• Chapter 4 — a method for optimising the implementation of a set
of mutually exclusive fixed-point polynomials with integer coefficients
and a method for performing formal verification for designs which can
be expressed as polynomials with integer inputs and coefficients via a
super usage of industry standard tools.
• Chapter 5 — necessary and sufficient conditions for faithful round-
ing and worst case error vectors of constant correction truncated
(CCT) and variable correction truncated (VCT) integer multiplica-
tion, a method for construction of the minimal faithfully rounded
CCT and VCT integer multipliers, an optimal method for the con-
struction of a faithful rounding of an arbitrary binary array, two new
truncated multiplier architectures, a method for construction of the
minimal multiply add schemes to perform constant division for round
towards zero, round to nearest, even and faithful rounding.
• Chapter 6 — method for exploiting an arbitrary error when imple-
menting an arbitrary binary array and constant division, a heuristic
for assigning and exploiting a global bounded absolute error when im-
plementing a fixed-point polynomial with rational coefficients for a
given architecture and a hardware heuristic cost function for compar-
ing the hardware area cost of implementing such polynomials.
• Chapter 7 — an algorithmic construction to place the framework put
forward in Demmel et al. [46] into practice and a demonstration via
a complete worked example as well as contributions towards full au-
tomation.
1.2. Impact
The following papers have been accepted for publication during the course
of this thesis:
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• On The Systematic Creation of Faithfully Rounded Truncated Multi-
pliers and Arrays, Theo Drane, Thomas Rose and George A. Constan-
tinides, IEEE Transactions on Computers, accepted for publication as
a regular paper 5th June 2013.
• Property Checking of Datapath using Word-Level Formal Equivalency
Tools, Theo Drane and Himanshu Jain, in Proceedings of Synopsys
User Group Conference, 2012. Winner of the best paper award
• Property Checking of Datapath using Word-Level Formal Equivalency
Tools, Theo Drane and Himanshu Jain, in Proceedings of Design and
Automation Conference (DAC) User Track, 2012.
• Correctly Rounded Constant Integer Division via Multiply-Add, Theo
Drane, Wai-chuen Cheung and George A. Constantinides, in Proceed-
ings of IEEE International Symposium on Circuits and Systems (IS-
CAS), pp. 1243–1246, 2012.
• Leap in the Formal Verification of Datapath, Theo Drane and George
A. Constantinides, published online on DAC.com Knowledge Center
[48].
• Formal Verification and Validation of High-Level Optimizations of
Arithmetic Datapath Blocks, Theo Drane and Himanshu Jain, in Pro-
ceedings of Synopsys User Group Conference, 2011. Winner of the
best paper award
• Optimisation of Mutually Exclusive Arithmetic Sum-Of-Products, Theo
Drane and George A. Constantinides, in Proceedings of Design, Au-
tomation Test in Europe Conference Exhibition (DATE), pp. 1388–
1393, 2011.
Aspects of this thesis have been presenteat the following conferences:
• Datapath Challenges 21st IEEE Symposium on Computer Arithmetic
(ARITH-21), 8th April 2013
• Architectural Numeration European Network of Excellence on High
Performance and Embedded Architecture and Compilation (HiPEAC),
22nd January 2013
26
• Harnessing the Power of Word-Level Formal Equivalency Checking,
Verification Futures 2012, 19th November 2012
• Property Checking of Datapath using Word-Level Formal Equivalency
Tools, Synopsys User Group (SNUG UK), 24th May 2012
• Correctly Rounded Constant Integer Division via Multiply-Add, IEEE
International Symposium on Circuits and Systems (ISCAS), 22nd May
2012
• Formal Verification and Validation of High-Level Optimizations of
Arithmetic Datapath Blocks, Synopsys User Group (SNUG Boston),
29th September 2011
• Formal Verification and Validation of High-Level Optimizations of
Arithmetic Datapath Blocks, Synopsys User Group (SNUG France),
23rd June 2011
• Formal Verification and Validation of High-Level Optimizations of
Arithmetic Datapath Blocks, Synopsys User Group (SNUG Germany),
19th May 2011
• Formal Verification and Validation of High-Level Optimizations of
Arithmetic Datapath Blocks, Synopsys User Group (SNUG UK), 17th
May 2011
• Formal Verification and Validation of High-Level Optimizations of
Arithmetic Datapath Blocks, Synopsys User Group (SNUG San Jose),
30th March 2011
• Optimisation of Mutually Exclusive Arithmetic Sum-Of-Products, De-
sign, Automation Test in Europe Conference Exhibition (DATE), 17th
March 2011
The patents filed, so far, as a result of elements of this thesis are as follows:
• Method and Apparatus for Performing Synthesis of Division by In-
variant Integers, US13/626886.
• Method and Apparatus for Performing Lossy Integer Multiplier Syn-
thesis, GB1211757.8 and US13/537527.
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• Method and Apparatus for Performing the Synthesis of Polynomial
Datapath via Formal Verification, GB1106055.5 and US13/441543.
• Method and Apparatus for Computing Sum of Products, GB1014609.0,
PCT/GB2011/001300, EP11764235.5 and US13/199606.
The commercial word-level formal equivalency checker SLEC from Ca-
lypto [22] has been improved by using the verification methodology pre-
sented in Chapter 4. The commercial word-level formal equivalency checker
Hector from Synopsys [165] has been improved in order to prove the faithful
rounding property of truncated multipliers. Internal tools have been devel-
oped at Imagination Technologies which implements the exploitation of an
arbitrary error in the implementation of an arbitrary array.
Finally HDL, which derive from Chapters 4, 5 and 7, has been created
and released to customers of Imagination Technologies.
1.3. Thesis Organisation
Chapter 2 presents background material on the logic synthesis of datap-
ath components, high-level synthesis, lossy synthesis and the occurrence of
polynomials within datapath. The manipulation of polynomials is a key
element of the thesis, Chapter 3 presents concepts from algebraic geometry
including an exposition on Gro¨bner bases and types of ideal membership
testing which are used throughout the subsequent chapters. Chapters 4
through to 7 provide the technical contributions of the thesis. Hardware
that supports multiple standards, floating-point datapath and general arith-
metic logic units (ALUs) must implement mutually exclusive polynomials.
Chapter 4 presents a method for optimising the implementation of a set
of mutually exclusive polynomials with integer coefficients and inputs and
an efficient method for performing formal verification of the transformation.
Chapter 4 deals with a lossless transformation in that no accuracy freedom is
exploited and demonstrates how best to implement a set of mutually exclu-
sive polynomials by implementing a single polynomial with minimal control
logic. Thus Chapter 4 can be seen as a preprocessing step that ultimately
leads into requiring the implementation of a single polynomial. In Chapter
5 the components are created which ultimately lead to the creation of a
lossy implementation of a fixed-point polynomial with rational coefficients.
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These components include integer multipliers, multioperand addition and
constant division operators. The method for creating a lossy multioperand
adder leads to the creation of new truncated mulipliers schemes. Optimal
architectures are created which exploit an absolute error freedom and the
analytic approach taken allows for these architectures to be directly em-
bedded in HDL, allowing for off-the-shelf usage of these lossy components.
A method is also presented in Chapter 5 which allows for the independent
formal verification of these lossy components in order to establish their
worst case error properties. Chapter 6 then uses the techniques put forward
in Chapter 5 to first show how to construct an arithmetic sum-of-product
(SOP) and constant division operator which optimally exploits an arbitrary
absolute error bound to minimise implementation cost. Using these two
types of lossy components a heuristic method is presented which explores
how best to implement fixed-point polynomials with rational coefficients
while exploiting a global error bound. In order to determine the quality of
various architectures a hardware heuristic cost function is presented which
attempts to produce a metric for the resultant area implementation cost.
The final technical chapter deals with floating-point polynomial implemen-
tations. The fixed-point polynomial chapters dealt with exploiting, in a
controlled manner, an absolute error bound; for floating-point it is natural
to exploit a relative error bound. The only work found within the literature
that appears to perform such a task is that of Demmel et al. [46]. Chap-
ter 7 begins by first showing how the lossy integer multipliers of Chapter
5 can be used to create lossy floating-point multipliers with a guaranteed
bounded relative error. This chapter then shows how such a component can
be used to implement Demmel et al.’s vision by providing an algorithmic
construction of Demmel’s framework and a complete worked example of the
method on a Motzkin polynomial. This is followed by a discussion on the
steps and hurdles towards complete generalisation. The thesis closes with




In 1965, Intel’s co-founder Gordon E. Moore made an important predic-
tion which has arguably shaped as well as reflected miniaturisation within
the semiconductor industry for the decades that followed. He predicted
that the number of transistors packed into a single integrated circuit (IC)
would grow exponentially, approximately doubling every two years [123].
Where ICs used to have thousands of transistors, they now number in the
billions. For example, the recently introduced nVidia KeplerTMGK110 has
7.1 billion transistors [127]. The transistor counts, clock speed, power and
performance of Intel chip introductions can be found in Figure 2.1. Note
the turning point, around 2003, where the power consumption dramati-
cally ceased its exponential growth due to the difficulty of dissipating heat
throughout a chip. A fixed power envelope with increasing transistor count
has given rise to the notion of dark silicon [50], where power constraints
would require the powering down of parts of chips or whole cores within
a multicore system. The increase in transistor count provided the means
for an increase in compute power and has enabled application specific chips
to become an attractive proposition for general purpose computation [131].
An example of this is the rise of general purpose graphics processing units
(GPGPUs) supporting the open computing language OpenCL [93]. This
has only added to the plethora of changing standards modern chips must
support. The increase in chip complexity has been accompanied by a shrink
in time to market. A typical application specific integrated circuits (ASIC)
design time is in the order of 12 to 18 months, which lags behind the 6 to
9 months required to develop products for the high consumer driven chip
market [113]. This disparity is squeezing chip design time-lines, while the
ratio of time spent between design and verification remains at a 30% to 70%
ratio [140]. This thesis is written during a time when chips are being cre-
ated where transistors are in greater abundance than the power to supply
them and chips must be designed to support multiple standards in an ever
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decreasing time budget.
Figure 2.1.: Intel CPU Introductions [161].
This chapter continues by providing background on the key areas that
provide context to this thesis. The next section contains background on
logic synthesis, the importance of datapath and the fundamentals of ASIC
datapath design. High level synthesis (HLS) has long been seen as the
answer to productivity challenges, the history of HLS and barriers to its
adoption are presented in Section 2.2, which provide the challenges that the
thesis overcomes such that the results can be used in practice. This is fol-
lowed by Section 2.3 on the various existing approaches to lossy synthesis.
Subsequently an exposition of the prominence of polynomials within data-
path design is presented in Section 2.4. The chapter closes by summarising
the context of the contribution in Section 2.5.
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2.1. Logic and Datapath Synthesis
Chip complexity increasing in tandem with stringent design time constraints
has pushed designers to embrace automation, abstraction and divide and
conquer techniques [89]. This has given rise to the strong adoption of elec-
tronic design automation (EDA) at all levels of the design process, see Fig-







Figure 2.2.: Levels of Design Abstraction.
transfer level to gate level. The process explores the variety of possible
implementations of logic functions given the desired design constraints, e.g.
frequency, area and power. The foundations of logic synthesis date back to
1847’s Algebra of Logic created by George Boole [13] and Claude E. Shan-
non’s founding work on connecting this Boolean algebra with circuit design
[148]. Having established the connection, Willard V. Quine went on, in the
1950s, to establish the minimisation theory of Boolean formulas in the two-
level sum-of-products form [139]. A milestone in logic minimisation occurred
in 1987 with the development of Espresso which had improved memory and
computation runtime characteristics and became one of the core engines for
the commercial logic synthesis tools that followed [142]. Around the same
time, came the first instance of a commercial use of logic optimisation in
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Table 2.1.: Commercial ASIC Synthesis Tools.
Tool Vendor Reference
Design Compiler Synopsys [162]
Encounter RTL Compiler Cadence Design Systems [19]
RealTime Designer Oasys Design Systems [128]
BooleDozer IBM (Internal) [158]
Table 2.2.: Commercial LEC Tools.
Tool Vendor Reference
FormalPro Mentor Graphics [119]
Conformal Cadence Design Systems [20]
Formality Synopsys [164]
the guise of the task of remapping a gate level netlist from one standard
cell library to another, Synopsys Remapper [89]. This period also saw IBM
developing an in-house methodology where a simulation model expressed
using a hardware description language (HDL) was used for logic synthesis
[89]. This unified framework enabled the creation of a truly productive IC
design methodology.
As logic synthesis automation developed and became commercially viable,
the crucial task of proving the correctness of tool output became pressing,
termed Logic Equivalence Checking (LEC). One of the early steps was the
introduction of Binary Decision Diagrams (BDDs) [106] and the subse-
quent proof that a form of BDD, namely that of a reduced ordered BDD
(ROBDD), provides a canonical representation [15].
Subsequent development has been heavily dominated by industrial de-
sign challenges, driven by the consistent exponential growth in circuit com-
plexity. Issues such as tool runtimes, scalability, verifiability, supporting
engineering change orders, attaining timing closure have all been heavily
stressed by the sheer size of designs [89]. A set of commercial ASIC logic
synthesis offerings can be found in Table 2.1. A set of commerical LEC tool
offerings can be found in Table 2.2.
The synthesis of datapath circuits, as opposed to control path, is of vital
importance. The percentage of logic and datapath within ICs continues
to grow exponentially, see Figure 2.3. Datapath synthesis has challenged
the precepts of logic synthesis and equivalence checking. Separate synthesis
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Table 2.3.: Datapath Synthesis Tools and Libraries.
Tool/Library Vendor Reference
DesignWare Synopsys [163]
CellMathDesigner Forte Design Systems [57]
FloPoCo INRIA (academic) [40]
engines or libraries have been developed specifically targeted at datapath,
see Table 2.3. Equivalence checking of arithmetic circuits has also required
special attention [157], with arithmetic typically being the reason that full
RTL to gate level equivalence fails to be achieved within design cycles. In
truth, equivalence checking has failed to keep up with the exponential in-
crease in chip complexity. The traditional flow of equivalence between RTL
and gate level has had to be augmented by the logic synthesis tool passing
hints to the equivalence checker which guides the tool to prove correctness,
see Figure 2.4. This compromising of the integrity of equivalence checking
proves the difficulty and importance of verification.



































Figure 2.3.: Average Number of gates of Logic and Datapath, Excluding
memories [59].
Datapath synthesis rests on the literature of computer arithmetic. A host
of architectures have been developed for the basic operations, e.g. multipli-

















Figure 2.4.: Equivalence Checking with Hint files.
2.1.1. Integer Addition and Multiplication
Numeration, the art of the representation of numbers, ultimately plays an
important role in the hardware costs of implementation, feasibility of par-
ticular architectures and even the ease and speed of debugging (it is not
uncommon to encounter a situation where a complex algorithm specific nu-
meration will be rejected in favour of a simpler, more easily maintainable
alternative). Moreover, hardware implementations may benefit from chang-
ing the numeration throughout an architecture.
The most common of numerations is that of q-adic numbers, i.e. using
radix-q. Given that two-state logic pervades the chips, base 2 and powers
of 2 have been by the far the easiest to implement. Notable exceptions
include the Russian 1958 SETUN computer which used a balanced ternary
system using -1, 0 and 1 [100]. Driven by the computational requirements
of financial institutions, which in some cases require correctly rounded base
10 calculations by law, radix-10 arithmetic is a very active area of research
[171].
The native number format supported by logic synthesis tools is that of
binary integer. By interpreting a binary integer as having an implied binary
point we have a fixed-point interpretation, i.e. mp−1mp−2...m1m0 × 2e so
for fixed integer e this scales the p bit number m. So fixed-point opera-
tions reduce to integer operations. A survey of the architectures for integer
addition and multiplication follow.
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Integer Addition
A plethora of architectures exist for binary integer addition. To present the
binary integer architectures it is useful to use the following notation:
∧ logical AND
∨ logical OR
⊕ logical exclusive OR (XOR)
s?a : b the ternary, if then else, operator
a[i : j] bit slice of a from columns i down to j
The following functions aid in the presentation of the Boolean equation for
si, a bit of s = a+ b:
gi = ai ∧ bi // termed generate at position i
pi = ai ∨ bi // termed propagate at position i
ti = ai ⊕ bi
Gi,j = gi ∨ (pi ∧ gi−1) ∨ (pi ∧ pi−1 ∧ gi−2) ∨ . . .
∨ (pi ∧ pi−1 ∧ . . . ∧ pj+1 ∧ gj)
// adding a[i : j] and b[i : j] generates a carry
Di,j = gi ∨ (pi ∧ gi−1) ∨ (pi ∧ pi−1 ∧ gi−2) ∨ . . .
∨ (pi ∧ pi−1 ∧ . . . ∧ pj+1 ∧ pj)
// adding a[i : j] and b[i : j] and 1 generates a carry
Then the general equation for si is:
si = ti ⊕Gi−1,0
The Gi−1,0 are the most complex terms to produce. The various adder
architectures may be characterised by how they express the equation for
Gi−1,0. The following are architectures whose delay is linear in the bit
width of a and b:
Ripple Carry Adder [17]
Gi,0 = gi ∨ (pi ∧Gi−1,0)
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Carry Skip Adder [107]
Gi,0 = Gi,i−j ∨ (pi ∧ pi−1 ∧ . . . ∧ pi−j ∧Gi−j−1,0)
whereGi,i−j is constructed with a ripple carry architecture and this equation
is recursed on i resulting in blocks of length j being processed.
Conditional Sum Adder [153]
Gi,0 = Gi−j−1,0? Di,i−j : Gi,i−j
where Gi,i−j and Di,i−j are constructed with a ripple carry architecture and
this equation is recursed on i resulting in blocks of length j being processed.
The following is an architecture whose delay is logarithmic in the bit
width of a and b:
Carry Lookahead Adder [10]
Gi,l = Gi,j ∨ (Pi,j ∧Gj−1,k) ∨ (Pi,j ∧ Pj−1,k ∧Gk−1,l)
Pi,l = Pi,j ∧ Pj−1,k ∧ Pk−1,l
where Pi,j = pi ∧ pi−1 ∧ . . . ∧ pj+1 ∧ pj
Where recursion on G and P signals results in a logarithmic architecture.
Ling adders are based upon the observation that gi = pi∧gi and the creation
of signals Hi,j such that Gi,j = pi ∧ Hi,j . This results in the following
logarithmic architecture:
Ling Adder [111]
H2,0 = g2 ∨ g1 ∨ (p1 ∧ g0)
Hi,l = Hi,j ∨ (Pi,j−1 ∧Hj−1,k) ∨ (Pi,j−1 ∧ Pj−2,k−1 ∧Hk−1,l)
si = Hi−1,0? ti ⊕ pi−1 : ti
Recursion on H and P signals results in a logarithmic architecture. The
Ling adder observation that pi is a factor of Gi,j was generalised to the




Bi,k = Bi,j ∨Bj−1,k Pi,k = Pi,j ∧ Pj−1,k
Gi,k = Gi,j ∨ (Pi,j ∧Gj−1,k) Gi,k = Di,j ∧ (Bi,j ∨Gj−1,k)
Di,k = Gi,j ∨ (Pi,j ∧Dj−1,k) Di,k = Di,j ∧ (Bi,j ∨Dj−1,k)
where Bi,j = gi ∨ gi−1 ∨ . . . ∨ gj+1 ∨ gj
Where the recursions on D, G, P and B allow the creation of a logarithmic
architecture, note that a plethora of architectures are possible as at each
level of the recursion there is a choice of decomposition for G and D.
A survey can be found in [56]. Modern adder implementations use a
hybrid of all of these architectures and logic synthesis uses a timing driven
approach in creating these hybrids. The logarithmic adder constructions
typically fall into a class known as parallel prefix, a full exploration of such
adder types can be found in [149].
Integer Multiplication
For binary integer multiplication the standard architecture for fully parallel
implementations is that of array creation, array reduction and final integer
addition. The array construction of the partial products normally falls into
two types, an AND array which is the result of the simplest add-and-shift
multiplication algorithm and Booth arrays which have fewer partial products
at the expense of some encoding logic of the multiplier input.
The AND array is based upon the following mathematical formulation

























v= ai AND bj
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Figure 2.5.: Structure of AND Multiplication Array.
The array of bits formed when n = 4 is then:
26 25 24 23 22 21 20
a0b3 a0b2 a0b1 a0b0
a1b3 a1b2 a1b1 a1b0
a2b3 a2b2 a2b1 a2b0
a3b3 a3b2 a3b1 a3b0
Each row is called a partial product. Summing all the partial products will
produce the multiplication result. It is common to represent the multipli-
cation array as a dot diagram. The structure of a general AND array can
be found in Figure 2.5.
The most common form of Booth array is that of Booth radix-4 which
slices the multiplier input into overlapping triples [14]. It is based upon the


















[a (−2b2j+1 + b2j + b2j−1)] 22j
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Now note that −2b2j+1 + b2j + b2j−1 ∈ {−2,−1, 0, 1, 2} for all the possible
values of the bits b2j+1, b2j and b2j−1. So this formulation requires the
creation of the following multiples −2a, −a, 0, a and 2a. All these multiples
are easy to produce in a redundant representation of the form pp[n+1 : 0]+s,
where the most significant bit of pp requires negation and s is a one bit
variable:
2n+1 2n 2n−1 2n−2 . . . 21 20
pn+1 pn pn−1 pn−2 . . . p1 p0
s
−2a = −an−1 an−1 an−2 an−3 . . . a0 1
1
−a = −an−1 an−1 an−1 an−2 . . . a1 a0
1
0 = −0 0 0 0 . . . 0 0
0
a = −0 0 an−1 an−2 . . . a1 a0
0
2a = −0 an−1 an−2 an−3 . . . a0 0
0
The expansion required for n = 10 is:
y =a(−2b1 + b0)
+ 22a(−2b3 + b2 + b1)
+ 24a(−2b5 + b4 + b3)
+ 26a(−2b7 + b6 + b5)
+ 28a(−2b9 + b8 + b7)
+ 210a(b9)
Note that the first and last partial products are of a simpler form than
the others, in particular, the last partial product is never negative so no
s partial product bit is required. Hence a Booth radix-4 array for n = 10
can be created as in Figure 2.6. The hollow circles require negation, this
negation can be achieved by inverting these bits and adding ones into the
array as in Figure 2.7. Finally the array height can be reduced by noting
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Figure 2.6.: Initial Structure of Booth Radix-4 Multiplication Array.
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Figure 2.7.: Simplified Structure of Booth Radix-4 Multiplication Array.
that the top of the array can be simplified by combining bit A with some
of the constant ones. The final Booth radix-4 array can be found in Figure
2.8. The arrays vary slightly in their construction and complexity per partial
product bit depending on whether the inputs are signed or unsigned and
whether n is even or odd.
Booth radix-4 requires approximately n/2 partial products as opposed to
the n required by an AND array. This reduction comes at the cost of cre-
ating the more complex partial product bits, however the benefits outweigh
the costs, making Booth radix-4 one of the commonly found architectural
alternatives to an AND array. There are other Booth type schemes which
require non power of 2 multiples of the multiplicand, this invariably means
that the cost of array construction outweighs the benefit from the further
reduction in number of partial products.
Having constructed the array, the next step is to reduce the array. Array
+v v v v v v v v v v vv v v v v v v v v v v v v1 v v v v v v v v v v v v v
1 v v v v v v v v v v v v v1 v v v v v v v v v v v v v
v v v v v v v v v v v v v v
Figure 2.8.: Structure of Booth Radix-4 Multiplication Array.
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reduction is typically performed by repeated use of small reduction cells such
as full-adders and half-adders which sum three and two bits respectively of
equal binary weight. An example reduction of an AND array for n = 5 can
be found in Figure 2.9.
FA
HA
Figure 2.9.: Array Reduction of 5 bit AND Array Multiplier.
A whole range of generalised parallel counters have been put forward
[118]. In particular, efficient and logarithmic methods have been found for
designing single reduction cells that implement the sum of n bits. Compres-
sor cells are also used, these take bits from different columns and partially
reduce them, a common example is the 4 to 2 compressor (functionally
identical to 2 full adders). The array reduction phase reduces the array
to a height of two. The allocation of reduction cells used to perform the
reduction is known as a topology, of which there are regular and irregular
forms. Regular topologies ease the task of multiplier layout and ignore logic
delay through the reduction cells, whereas irregular topologies attempt to
reduce logic delay regardless of the effect on layout. Wallace tree reduction
is timing driven and greedy in the sense that as much reduction is performed
as possible in every part of the multiplier array [176]. Dadda trees are also
irregular multiplier topologies but do as little as possible when reducing
the parts of the array furthest from the region with maximum height [34].
The reduction of the array is continued until the array is of height two, at
which point a final binary integer adder is used. By using a conditional sum
approach, the adder can be molded to fit the output delay profile of the
array reduction phase. There are a myriad of hybrid schemes based upon
42
the fundamental architectures presented here [56].
2.1.2. Datapath Synthesis Flow
Typically, arithmetic operators found within the RTL will first be grouped
into datapath blocks. The arithmetic binary integer operations typically
grouped are:
A±B ± C . . . multioperand addition and subtraction
A×B,A×A multiplication and squaring
A == B,A > B equality checking and comparisons
A >> B,A >>> B shifters
A×B ± C ×D ± E . . . sum-of-products (SOP)
(A+B)× C, (A×B)× C product-of-sums
S?A : B : C : D selection or muxing
Optimisations are then performed on these expressions, an example of such
an optimisation is A(B + C) = AB +AC. Finally, these optimised expres-
sions are then mapped to gates through dedicated datapath generators.
When constants appear on some of the inputs, efficient algorithms exist to
exploit these circumstances, for example multiplication by a constant [132].
Crucially, the choice of optimisations and architectures used in the mapping
is driven by hardware constraints such as arrival times of the inputs to the
datapath block, area, power and timing constraints as well as properties of
the standard cell library in use [183].
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2.2. High-Level Synthesis
High-Level Synthesis (HLS), also known as algorithmic, behavioural or elec-
tronic system level synthesis, automates the design process which interprets
a system level model and produces a register transfer level description. The
benefits of such an approach are [54]:
• Architectural Exploration — the productivity gained by automat-
ing the creation of RTL, rather than hand coding its creation, allows
the designer to explore multiple design choices quickly. Time to mar-
ket may mean that the rush is to produce a single functioning design
where there is barely time for complete verification, let alone explor-
ing multiple architectures. The lack of time to explore architectures
stunts designers’ ingenuity and limits innovation.
• Coping with Complexity — the system level code that is equivalent
to a piece of RTL is invariably an order of magnitude smaller in length.
Designers can own larger amounts of chip design, thus handling the
increasing design complexity. Having fewer people who intellectually
understand the entire architecture enables greater architecture explo-
ration and reduces the risk of bugs.
• Reducing Design and Verification Effort — the RTL is automat-
ically generated from a smaller and simpler system level model, thus
eliminating the possibility of hand introduced RTL bugs.
• Enabling Reuse — RTL specifies the cycle accurate behaviour of
the design, if the underlying process technology changes the register
boundaries may need moving. Performing this by hand is error prone
and tedious. HLS forces a separation of duty onto the designer — func-
tionality on the one hand and control (level of parallelism, scheduling
etc.) on the other. This separation allows for automatic re-targeting
of the design to a new process.
• Investing Research and Development Where It Matters —
the productivity gain allows for more algorithm development and ar-
chitectural optimisations. Without HLS, the race is towards RTL
existence, with HLS, the challenge is to create optimised RTL.
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The history of HLS tool development can be split into three generations
[117]. The first generation of HLS tools arose during the 1980s and early
1990s. Highlights of this period was work emerging from Carleton Uni-
versity and IMEC. The latter produced Cathedral and Cathedral-II and
focused on digital signal processing (DSP) algorithms and used a domain
specific language (DSL) [42]. The commercialisation of this tool ultimately
failed but not before passing through the hands of Mentor, Frontier De-
sign, Adelante and ARM. Generation 1 failed for four reasons [117]: need
— the industry was only just adjusting to the adoption of RTL synthesis,
language — industry adoption of an academic DSL is unlikely, quality of
results (QoR) — the tools were too primitive to offer competitive QoR and
finally specificity — the tools only worked on a very limited domain.
The second generation, mid 90s to early 2000s saw the leading EDA tool
vendors release their own HLS offerings, the most notable of which was
Synopsys Behavioral Compiler [99]. Generation 2 failed for the following
reasons: synthesising all the way down to gates — the HLS tools did not
complement the existing flows but replaced them with worse QoR, wrong
input language — the input was behavioural HDL which competed with
the existing RTL flow and did not raise the abstraction level such that
compiler based language optimisations could be used, poor QoR — this
was particularly evident in control flow, validation — no formal methods
existed to prove equivalence of the system level model with the resultant
RTL, simulation runtimes — simulation runtimes of the behavioural system
level model were almost as long as those of the HDL.
The third generation, running from the early 2000s to the present, is gain-
ing traction within the industry. The success has come from the following
factors: appropriate domain marketing — most modern tools are dataflow
and DSP design focused, language — HLS tools are now using C, C++
or SystemC [2] which is finally a familiar abstraction level above RTL, im-
proved QoR — improvements have come from compiler based optimisations,
shift in user designs — RTL designers are having to deal with an increasing
range of potentially unfamiliar applications, thus those encountering signal
or multimedia processing are reaching for HLS tools.
A list of some of the current HLS offerings and their properties can be
found in Table 2.4. Challenges for these tools are:
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Table 2.4.: High-Level Synthesis Tools.
Tool Vendor/ Logic Floating Sequential ECO Ref.
University Synthesis Point Equivalence
Support Checking
Cynthesizer Forte X X X X [58]
Design Systems
C-to-Silicon Cadence X × X X [18]
Design Systems
CatapultC Calypto × × X × [21]
Design Systems
BlueSpec Bluespec, Inc. × × × × [12]
SynphonyC Synopsys X × × × [166]
Vivado Xilinx, Inc. X X × X [179]
GAUT Uni. of × × × × [116]
South Brittany
LegUp Uni. of × X × × [169]
Toronto
• Sound Architectural Exploration — HLS tools must be able to
evaluate the quality of a particular architectural choice. To do so,
they must interface, potentially iteratively, with a logic synthesis tool.
Further, they must be able to correctly ascertain whether or not a
target frequency can be met by a given architecture. To do so re-
quires tight integration with proven logic synthesis tools. However,
tools such as CatapultC have no such integration. Such tools use a
database of area, delay and power figures for the fundamental opera-
tors, such as integer multiplication, for a given technology library to
ascertain the expected delay of datapath. This would build an archi-
tecture that implemented integer x1 + x2 + ...+ xn out of two input
integer adders, where in fact such datapath would be optimised by
leading logic synthesis tools into a single partial product array. HLS
tools which schedule at an operator level and which do not use logic
synthesis tools in its architectural explorations will fail even to provide
the most basic of architectures an RTL engineer would use. HLS tools
with access to logic synthesis tools are indicated in Table 2.4. Hence
the quality of an HLS tool is dependent on the existence of a logic
synthesis partner.
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• Number Format Support — in addition to arbitrary sized signed
and unsigned integer datatypes, HLS tools also support arbitrary sized
signed and unsigned fixed-point types via the use of SystemC. This is
a slightly useful abstraction gain compared to integer types found in
HDL. Full C/C++/SystemC support requires support for the floating-
point datatype. HLS tools wishing to provide good floating-point
support will either use existing libraries of optimised floating-point
components or invest in creating their own. HLS tools which have
floating-point support are indicated in Table 2.4.
• Verification — with automation comes loss of trust, designers must
know that the tool output functions as expected. This requires se-
quential equivalence checking (SEC) between the C/C++/SystemC
and the resultant RTL. The only commercial product which supports
HLS tools is Calypto’s SLEC [22]. Setting up the notion of equivalence
between the untimed system level model and the timed RTL can be
non trivial due to the ways that an HLS tool may be driven in terms of
controlling throughput and latency. This complexity has meant that
some HLS tools produce scripts for the SEC tools. Designers will have
to inspect these scripts and potentially deal with the problem of the
SEC not attaining a proof of equivalence. Verification, in general, is
a crucial barrier to greater HLS adoption.
• Engineering Change Orders (ECO) — these occur when bugs
are discovered late into the design cycle, at the point where only the
smallest change to a netlist is permitted. Thus an HLS tool must be
able to be run in ECO mode where the system level input is fixed and
the tool must produce the equivalent RTL which hopefully has only
localised combinatoric changes compared to the original. Given the
high level nature of the tool, this is a serious challenge which must be
overcome. The tools with ECO support are highlighted in Table 2.4.
The excitement of HLS should not be based upon productivity gains
but the optimisations that the traditional design process cannot hope of
achieving. HLS’s benefit from compiler optimisations such as dead code
removal, common sub expression extraction, associativity and distributiv-
ity optimisations can now be brought to bear on RTL designs. However
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compiler optimisations need rethinking in light of HLS needs, for example
dealing with mutually exclusive operators [31]. One important area where
automation is crucial is that of bit width analysis [27]. RTL engineers must
consider which bit widths to use for every signal and unless formal verifi-
cation is used, simulation is unlikely to find bugs introduced by incorrect
widths. Some HLS tools can establish necessary bit widths by forward and
backward propagating interval arithmetic. More work needs to be done to
raise bit level concerns to the height of being used by HLS tools, for example
multiplier fragmentation where integer multipliers can be fragmented into
smaller multipliers. Ultimately HLS should be aiming at real architectural




Lossy synthesis is a method of synthesis where the result is not bit iden-
tical to the input. The user specifies and controls the error and the lossy
synthesiser exploits the error freedom to optimise hardware area, speed and
power [28]. Exploiting the error freedom requires tweaking particular pa-
rameters within the circuits to be created. This opens up a staggering array
of options and research has been performed at various levels of the design
process. Three of the approaches are word length optimisation, imprecise
operators and gate level imprecision.
2.3.1. Word-length Optimisation
The word-length, i.e. the number of bits, used to represent internal variables
within a design depend on the range and precision of data the variable must
hold, as well as the number format. The precision of every signal within
a design contributes to the overall error and hardware properties. Choos-
ing the best choice of precisions for all internal variables from hardware
considerations while maintaining acceptable global error is a form of lossy
synthesis. This has been shown to be NP-hard [30] in general.
In practice, it is common that a design may be extensively simulated to
confirm whether the design is numerically sound, both in terms of range
and precision, e.g. [103]. However this approach fails to give real confidence
in the design due to the limited number of simulations and this approach
scales poorly as the precisions of the inputs grow. More importantly, this
approach fails to provide any intellectual understanding of the design at
hand.
More formal approaches for range analysis include the use of interval
arithmetic and affine arithmetic, however these suffer from not providing
tight bounds [124], [51] and [129]. These have been augmented to include
the iterative use of Satisfiability Modulo Theories (SMT) [9] which provide
tight bounds but with the risk of the computational complexity resulting in
the SMT solvers being unable to provide proofs in reasonable time. However
their use is iterative with a bound being produced at each stage which
becomes refined, thus early termination still provides a bound [98]. Another
approach is to use arithmetic transforms (AT) which convert the circuit at
49















where x1, x2...xn are bits and n is the total number of input bits to the
design. The coefficients c are integer and the output is an integer repre-
sentation of the output word of the circuit. Note that every circuit can be
expressed in this way, every boolean function can be expressed as a composi-
tion of NAND gates and the functionality of a NAND gate can be expressed
as the polynomial 1 − ab where a and b are the inputs of the NAND gate.
Composing these polynomials will result in a polynomial with integer coef-
ficients. Note that for any binary variable an = a, so the polynomial can
always be simplified such that the power of any binary input never exceeds
one. If pi is the polynomial representing the boolean equation for bit i in
the output word y then:
y = p0 + 2p1 + 2
2p2 + . . .+ 2
ipi + . . .
A sum of polynomials with integer coefficients is a polynomial with integer
coefficients, thus an AT representation exists for all circuits. By performing
a binary branch and bound on the AT the range of the output can be
determined [133]. These bounding techniques can be used to establish range
and whether the absolute global error is sufficiently bounded. In the case
where the error variance needs controlling it is typically assumed that every
rounding event introduces an independent source of uniformly distributed
error [29], [55] and [5].
The circuit cost can be measured by performing the logic synthesis and
performing power estimations on the resultant gate level netlist. However,
this is time consuming and given that many architectures may need explor-
ing a typical approach is to create an heuristic that captures the hardware
properties of interest. Heuristics have included the number of terms in an
AT as giving a strong indication of associated hardware cost [133] and using
gate counts to estimate the effect of changing precision [29].
In terms of navigating the solution space the approaches that have been
taken include genetic algorithms [129], [62] and [5]. An iterative algorithm
inspired by a steepest descent method has been used in [55]. Using cost
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heuristics, the lossy synthesis optimisation has been phrased as a mixed
integer linear program [29] which is suitable for small problem sizes. A
heuristic approach which steps through the space of possible precisions has
been presented in [62], [29] and [133]. In [62] and [29] the starting point is
the smallest uniform precision. To provide information about the direction
in which to move a notion of sensitivity of the output to a given internal pre-
cision has been used, firstly via performing differentiation on the polynomial
representing the design in [133] and secondly via automatic differentiation
[74] in [62].
2.3.2. Imprecise Operators
In 2012 a chip was built that was up to 15 times more efficient by allowing a
deviation of up to 8% in numerical output accuracy [112]. This was achieved
by altering the functionality of integer adders and multipliers within the
chip. The approach was to relinquish the conventional wisdom that the
fundamental operators need to return the correct answer. An imprecise ap-
proach to operator correctness is permissible when the applications involved
can naturally tolerate errors, for example image processing.
Considering the integer adder, in the case of a ripple carry adder a carry
needs to ripple all the way from the least significant to most significant bit.
Delay, area and power gains can be achieved by simply cutting the carry
chain. The idea is that long carry chains are unlikely in practice but yet
determine the circuit complexity, disposing of this unlikely circuitry should
result in a design with a low probability of large errors. A sloppy adder
has been proposed in [6] with the following imprecise functionality for an
addition of a[n− 1 : 0] and b[n− 1 : 0] with k least significant sloppy bits:
s[k − 1 : 0] = a[k − 1 : 0]⊕ b[k − 1 : 0]
s[n : k] = a[n− 1 : k] + b[n− 1 : k]
The ETAIIM adder (error tolerant adder type II modified) is an imprecise
version of the carry skip adder where carries are really skipped to cut the
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carry chain, its functionality is as follows:
s′[k − 1 : 0] = a[k − 1 : 0] + b[k − 1 : 0]
s′[2k − 1 : k] = (a[2k − 1 : 0] + b[2k − 1 : 0]) >> k
s′[3k − 1 : 2k] = (a[3k − 1 : k] + b[3k − 1 : k]) >> k
s′[4k − 1 : 3k] = (a[4k − 1 : 2k] + b[4k − 1 : 2k]) >> k
. . .
s′[n− 1 : mk] = (a[n− 1 : (m− 1)k] + b[n− 1 : (m− 1)k]) >> k
The least significant portion of the adder is sliced into m regions, each of
length k. The carry chains in the least significant region are limited to a
length of 2k, whereas the most significant portion is computed correctly
using a carry from the least significant portion [180]. The almost correct
adder (ACA) is an imprecise variant of a parallel prefix adder and ignores
the last few levels of the logarithmic carry generation [175]. It was noted
in [82] that all of the imprecise schemes essentially insert zeroes into the
carry chain at specific points and thus have biased errors. Instead of setting
Gi,0 = 0 they propose using Gi,0 = ai or Gi,0 = bi in an attempt to reduce
the asymmetry in the error.
For imprecise integer multipliers [82] proposed only replacing the final
binary addition by an imprecise adder and left the rest of the architecture
unchanged. In [6] the Booth radix-4 multiplier architecture was altered
during the array creation. Typically each partial product bit of a Booth
radix-4 array is a function of three bits of a and two bits of b, [6] consider
two ways of simplifying this logic, only using 2 bits of a and/or only one bit
of b and applying this to one or both of the least significant columns and
rows. Other work has concentrated on the array reduction and designed a
range of simplified full adder cells [75].
These imprecise components already provide a considerable number of
fundamentally functionally different multiplier and adder architectures and
any one of these could be used for any of the instances within the design.
In [82] 39 adder designs and 101 multiplier designs are considered by using
a variety of imprecise components.
Research into these imprecise operators has provided analytic formulae
for the error properties of the sloppy full adder [75] and some of the impre-
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cise adders. At a design level the effect of the imprecision has been captured
by simulation of use cases and taking a measure such as peak signal to noise
ratio [75]. A more analytic approach has been taken in [82] where inter-
val arithmetic was used to propagate probability density functions through
designs consisting of only fixed-point adders and multipliers to determine
output probability distribution.
A variety of approaches has been taken to the optimisation problem of how
to use these imprecise components to optimise certain hardware properties
while maintaining an acceptable level of output error. In [81] experiments
were performed to establish the error, power and delay of a set of ACAs,
each having a different number of logic levels. Convex curves were fitted
to the experimental results, which allowed for the formulation of a convex
optimisation problem to solve the lossy synthesis problem. An analytically
tractable problem was also formulated in [75] which was enabled by creating
a heuristic for the power of a ripple carry adder made from sloppy full adders.
In [82] a genetic algorithm was combined with power runs for hardware
quality and interval arithmetic for error quality.
2.3.3. Gate Level Imprecision
Word-length optimisation and the use of imprecise operators are manifesta-
tions of the simple idea that there may be logic gates that can be removed
from a circuit while still maintaining some level of quality. This is the idea
behind SALSA (Systematic methodology for Automatic Logic Synthesis of
Approximate circuits) [172] and SASIMI (Substitute-And-SIMplIfy) [173].
These tools require the creation of a circuit whose output bit if high if
the approximate circuit has acceptable quality. For example, if the orig-
inal circuit was yorig(x1, x2, ..., xn) and a candidate approximate circuit is
yapprox (x1, x2, ..., xn) and quality can be defined via an absolute error con-
straint then the functionality of the circuit required is:
s = Q(yorig, yapprox)
= (|yorig(x1, x2, ..., xn)− yapprox(x1, x2, ..., xn)| < E)?1 : 0
where Q is the quality function. Gates within yapprox can be manipulated
as long as s = 1 for all allowed values of the inputs x1, x2, ..., xn. SALSA
first finds the outputs of yorig and yapprox such that Q is unaltered if the
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ith bit of yapprox is either one or zero. Then by passing external don’t cares
to a logic synthesis tool, the circuit for yapprox can be optimised by using
this freedom. This can be done for each output bit of yapprox . SASIMI tries
to find internal points which compute the same value with high probability
and substitutes one for the other, this process is performed iteratively while
maintaining the fact that the quality function always evaluates to one.
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2.4. Polynomials in Datapath
Polynomials are commonly found within datapath. Recall from Section
2.1.2 that the set of operators extracted during datapath synthesis is:
A±B ± C . . . multioperand addition and subtraction
A×B,A×A multiplication and squaring
A×B ± C ×D ± E . . . sum-of-products (SOP)
(A+B)× C, (A×B)× C product-of-sums
S?A : B : C : D selection or muxing
A >> B,A >>> B shifters
A == B,A > B equality checking and comparisons
Compositions of the first four of these types of operations will obviously
result in polynomials. In the case of muxing, this is also polynomial in
nature:
S?A : B : C : D = (1− S1)(1− S0)A+ (1− S1)S0B + S1(1− S0)C + S1S0D
Moreover left shifting is also expressible as a polynomial:







. . . (15B2 + 1)(3B1 + 1)(B0 + 1)
Certain logical operations are also polynomial:
a[n− 1 : 0] = 2n − 1− a // inversion
a[n− 1 : 0]⊕ s = (1− 2s)a+ s(2n − 1) // XORing each bit of a with bit s
Hence methods for optimising polynomials with integer inputs and coeffi-
cients are of relevance to datapath synthesis engines.
A variety of number formats have polynomial interpretations. The inter-
pretation of x[n−1 : 0] as one of a variety of number formats can be written
as polynomials with integer inputs and rational coefficients:
Fixed-Point x2m
Signed −2n−1xn−1 + x[n− 2 : 0]
Sign Magnitude (1− 2xn−1)x[n− 2 : 0]
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Floating-point formats, ignoring exceptions, can also be written in a poly-
nomial form. If the floating-point format is the concatenation of sign s,
exponent e and mantissa m where the exponent and mantissa are of width









. . . (3e1 + 1)(e0 + 1) (2
mw +m)
22ew−1+mw−1
So polynomial operations involving any of these formats will require the
implementation of polynomials with integer inputs and rational coefficients.
More complex operations such as function evaluation, e.g. sin(x), typi-
cally use fixed-point polynomials to perform part of the evaluation. Finally,
at the application level, polynomials with rational coefficients are found in
countless domains, media processing, graphics, communications which re-
quire implementations of algorithms from signal processing, linear algebra,
filtering, etc.
In summary, polynomials can be used to express the functionality of a
significant portion of datapath design as well as being directly required for
the implementation of a large number of algorithms.
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2.5. Context of Contribution
Lossy synthesis has the potential to overcome the power consumption chal-
lenges facing chip design. Circuits producing results of varying accuracy
and power may be desirable due to having to support multiple standards
or working in applications which have an inherent error tolerance. Power
restrictions but with increased transistor counts may permit the creation of
separate circuits for each accuracy or logic sharing. Imprecise operators have
shown benefit beyond word-length optimisation but they have not been de-
signed to exhibit particular error properties, they are treated as black boxes
with particular parameters that can be altered. Further, imprecise opera-
tors have not been explored for datapath blocks which are a combination of
fundamental operators, such as sum-of-products. Formal proof of correct-
ness of imprecise circuits and the optimal use of error freedom is crucial to
enable adoption of assert quality of lossy circuits. The implementation of
polynomials with rational coefficients is a common requirement.
For all of these reasons, this thesis contributes techniques towards the
realisation of a lossy synthesiser of the form shown in Figure 2.10. This syn-
thesiser takes as input a polynomial expressed symbolically and the formats
of the inputs and output with their associated precisions. More precisely
polynomials with rational coefficients with fixed-point inputs and outputs
will be considered as well as polynomials with floating-point coefficients and
floating-point inputs and outputs. Producing a result which is infinitely pre-
cise is typically impossible with a finite precision output, thus a notion of
acceptable error must be provided. In the case of a fixed-point output the
error will be considered to be acceptable if its absolute value is bounded by
a user defined limit. In the case of a floating-point output, acceptable error
will be a bounded relative error whose limit is user defined. The output is
RTL that is guaranteed to meet the error specification, is intended to op-
timally exploit the error specification and should be suitable for datapath
logic synthesis.
In order to guarantee that the error specification is met, the error prop-
erties of the architectures considered are analysed analytically. Where pos-
sible, independent formal verification techniques are created which prove
the correctness of the resultant RTL. The architectures used to meet and
















rational or floating-point 
coefficients 
Input and output formats
fixed-point or floating-point
Figure 2.10.: Lossy Synthesiser.
methods go beyond word-length optimisation by using imprecise datapath
operators but in order to use these components their error properties have
to be analytically investigated. An arithmetic sum-of-product operator will
be a fundamental building datapath block used throughout the thesis. The
method of exploiting the error specification considered is that of the removal
of partial product bits that form the array of the sum-of-product operator.
Where possible, proofs are provided that show that the error has been max-
imally exploited, such that for a given architecture, there can be no better
implementation that still meets the error specification.
The use of the mathematical description of the polynomial as the input
to the lossy synthesiser is at a higher abstraction level that is typically
considered by HLS tools. This form of input is closer to the designers’ in-
tent and places the burden of establishing internal precisions on the tool,
but does require a user defined error specification. This will need to be
derived from an application level understanding of acceptable error. A typ-
ical user requirement is the result should be correct to the unit in the last
place, for a fixed-point output this can be translated into an absolute error
bound and for floating-point this can be translated into a bound on abso-
lute value of the relative error. Thus the challenge for the user is to define
the output precision. This architectural choice is ultimately determined by
a notion of application level quality and an associated fidelity metric. For
example audio, image and video decompression have an application level
quality which is subjective human perception and is translated into a signal
to noise ratio which in turn is used to determine internal precisions. Other
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examples include lossy decompression algorithms, artificial intelligence ap-
plications where current states of belief are held in probability distributions
[110] and situations where standards specifically state error freedom when
implementing complex functions such as sin(x) [93]. This thesis uses the
inherent application level error freedom to reduce the hardware implemen-
tation costs by design time architecting. Application level error freedom
can also be used to recover from real-time faults and perform real-time
performance improvements such as voltage scaling [110], [147].
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3. Preliminaries
The manipulation of polynomials plays a central role in the chapters that
follow. Advances in computational algebraic geometry not only enable auto-
mated and efficient implementations of the algorithms presented in this the-
sis, but also their continued development will naturally increase the scope
of designs that are tractable by such algorithms. This chapter presents
background material on polynomial rings, Gro¨bner bases and ideals. This
material is derived from [33], [4], [73] and [32]. The motivating questions
answered by these preliminaries are:
Q1 Building Blocks Can a given polynomial be written as a polynomial
function of a set of others? For example can the polynomial:
(ac− bd)2 + (ad+ bc)2
be written as a polynomial in u and v where u = a2+b2 and v = c2+d2?
The this case, the answer is yes and the decomposition is known as
the Brahmagupta-Fibonacci identity1:
(ac− bd)2 + (ad+ bc)2 = (a2 + b2)(c2 + d2)
Q2 Verification over the Finite Field Equality of polynomials is more
complex when dealing with finite arithmetic, for example consider
these two designs:
y1[2 : 0] = x
4 + 2x
y2[2 : 0] = 2x
3 + x2
where the least significant three bits of these two polynomials are
the outputs. These designs, in fact, produce identical output for any
1This shows that the product of numbers which are the sum of two squares is also a sum
of two squares.
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integer value of x. Can and how does one show equivalence of such
designs?
3.1. Polynomials and Polynomial Rings
The building blocks of polynomials are monomials:






where αi are non negative integers. This is abbreviated to x
α where α is
the vector of exponents in the monomial.
Definition The total degree of a monomial is the sum of its exponents,
denoted by |α|.





|α| = α1 + α2 + ...+ αn






where cα belong to a set k. Examples of k include the field of rational
numbers, Q, the field of real numbers, R, the ring of integers, Z or the
finite ring of integers modulo p denoted Zp.
Definition The polynomial ring, denoted k[x1, x2, ..., xn], is the set of




x2 + xy +
1
2
y2 ∈ Q[x, y]
Definition Degree, is defined for a polynomial p in one variable (univari-
ate), as the largest exponent power in p, denoted as deg(p).
Definition Homogeneous polynomials — a polynomial is homogeneous
if all its monomials have the same total degree. For example:
3x3 − 4xy2 + 5z3
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is a homogeneous polynomial of total degree 3.
Definition An ideal generated by a set of polynomials {f1, f2, ..., fs},
where fi ∈ k[x1, x2, ..., xn], is denoted by 〈f1, f2, ..., fs〉 and is the span of
the generating set:
〈f1, f2, ..., fs〉 = {p1f1 + p2f2 + ...+ psfs : p1, p2, ..., ps ∈ k[x1, x2, ..., xn]}
Ideals may have different generating sets but, in fact, may be identical. For
example:
〈
x− y2, xy, y2〉 = 〈x, y2〉
This can be shown by demonstrating that every generating element in one
ideal lives in the other:
x− y2 = (+1)x+ (−1)y2 → x− y2 ∈ 〈x, y2〉
xy = (y)x → xy ∈ 〈x, y2〉
y2 = y2 → y2 ∈ 〈x, y2〉
x = (+1)(x− y2) + (+1)y2 → x ∈ 〈x− y2, xy, y2〉
y2 = y2 → y2 ∈ 〈x− y2, xy, y2〉
Definition Ideal Membership Testing — this is the task of ascertaining
whether or not a given polynomial belongs to an ideal. For example:
x2 ∈ 〈x− y2, xy〉
due to x2 = x(x− y2) + y(xy)
In general it can be difficult to determine whether two ideals are equal
or perform ideal membership testing. Demonstrating that a polynomial
belongs to an ideal requires dividing the polynomial of interest by one of
the generating polynomials. To place this process on an algorithmic footing,




Consider first division in the univariate case. Division of x4 by x2 − 3 can
be performed by repeated subtraction of multiples of x2 − 3:
x4 − x2(x2 − 3) = 3x2
3x2 − 3(x2 − 3) = 9
From which can be concluded that x4 = (x2 + 3)(x2 − 3) + 9
The result of the division is written as:
x4 = 9 mod x2 − 3
In general, this division process will proceed as follows for f(x) divided by
g(x):
f − q1g = r1
r1 − q2g = r2
...
rn−1 − qng = rn
From which can be concluded that f = (q1 + q2 + ...+ qn)g + rn
where qi is chosen such that deg(ri) decreases until deg(ri) < deg(f). In
order for ri to decrease in degree, the polynomials qi are chosen to cancel the
leading terms in ri−1. Univariate division can be represented algorithmically
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as follows:
Input f, g ∈ k[x], g 6= 0
Output q, r such that f = qg + r, deg(r) < deg(g)
begin
q = 0, r = f
while r 6= 0 and deg(g) ≤ deg(r)
begin
q = q +
LT (r)
LT (g)





LT (p) is the leading term of polynomial p, namely the monomial of highest
degree and its coefficient.
When attempting to modify this algorithm for multivariate division the
question of defining the leading term of a multivariate polynomial arises.
In order to do this an ordering of all monomials, called a term ordering, is
required, which states the conditions for xα < xβ. The simplest term order
is:
Definition Lexicographic Term Order (lex): This ordering proceeds by
comparing powers of the variables in turn. Say x < y, then comparing
monomials will proceed by first comparing the power of y and then x, hence:
1 < x < x2 < x3 < ... < y < xy < x2y < ... < y2 < ...













there exists j such that αj < βj
and αk = βk for all k > j
Definitions For a given term ordering and f ∈ k[x1, x2, .., xn], f 6= 0 and
64
0 6= ai ∈ k let:
f = a1x
α1 + a2x
α2 + ...+ arx
αr
where xα1 > xα2 > ... > xαr
• Leading Power Product LP(f) = xα1
• Leading Coefficient LC (f) = a1
• Leading Term LT (f) = a1xα1
Now, given a term ordering, the multivariate division algorithm for dividing
f by a set F = {f1, f2, ..., fs} can be described. If f is unchanged by
the division by F then f is said to be reduced with respect to F . The
multivariate division algorithm is contained in Figure 3.1.
So h is reduced by either canceling its leading term with multiples of the
leading terms of fi or, if no reduction can occur, adding its leading term to
the remainder r. Having performed the division f has been reduced with
respect to F , this is written as follows:
f mod F = r
As an example consider dividing f = x2y2 by f1 = x
2y−x and f2 = xy2+y
using lexicographic ordering x > y, the conclusion is:
f = yf1 + xy
as x2y2 = y(x2y − x) + xy
If the multivariate division had treated f1 and f2 in a reverse order the
result would be:
f = xf2 − xy
as x2y2 = x(xy2 + y)− xy
This gives rise to the unfortunate conclusion that the remainder is dependent
on the ordering of the fi polynomials. One could infer from the example
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Input f, f1, f2, ..., fs ∈ k[x], fi 6= 0
Output u1, u2, ..., us, r ∈ k[x] such that
f = u1f1 + u2f2 + ...+ usfs + r
r is reduced with respect to F
begin
u1 = 0, u2 = 0, ..., us = 0, r = 0, h = f
while h 6= 0
begin
if there exists i such that LP(fi)|LP(h) then
i = least i such that LP(fi)|LP(h)
ui = ui +
LT (h)
LT (fi)




r = r + LT (h)




Figure 3.1.: Multivariate Division Algorithm.
that there does not exist polynomials g1 and g2 such that:
f = g1f1 + g2f2
as the division algorithm terminates without zero remainder. However, this











y(x2y − x) + 1
2
x(xy2 + y)
In conclusion, the remainder of the multivariate division algorithm is de-
pendent on the ordering of the polynomials fi, even if a decomposition of
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f with respect to fi does exist with zero remainder, the division algorithm
may not return a remainder of zero. To address these problems and answer
the motivating questions of this chapter we turn to Gro¨bner Bases.
3.3. Gro¨bner Bases
Definition For a set of polynomialsG = {g1, g2, ..., gs} where gi ∈ k[x1, x2, ..., xn]
with a particular term order




is independent of the order of gi
for all f ∈ k[x1, x2, ..., xn]
Using our previous example, the set F = {f1 = x2y − x, f2 = xy2 + y} is
not a Gro¨bner Basis with respect to the lexicographic term ordering as the
remainder of x2y2 when divided by F is not unique. Crucially it is observed
that:
xy ∈ 〈x2y − x, xy2 + y〉 however xy = xy mod F
So xy should have remainder zero when reduced modulo F but will not
be altered by the multivariate division algorithm. The cause is that while
individually f1 and f2 cannot cancel xy, a linear combination of the two
can. Such a combination is called an S-polynomial [16], and is defined as
follows (where LCM is the least common multiple):














= x(xy2 + y)− y(x2y − x)
= 2xy
By construction, these S-polynomials can not be reduced by f1 or f2 but
yet reside in 〈f1, f2〉. In fact this observation can be formalised into the
following theorem:
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Theorem 3.3.1 Buchberger’s Criterion [16]
For a set G of polynomials defining an ideal I ⊂ k[x1, x2, ..., xn] with a par-
ticular term order
G is a Gro¨bner Basis ⇐⇒ S(gi, gj) mod G = 0 for all gi, gj ∈ G
This gives rise to an algorithm which computes a Gro¨bner basis from any
polynomial set, by repeatedly adding any S-polynomial which is non zero
modulo G into G. This algorithm is known as Buchberger’s algorithm and
can be found in Figure 3.2.
Input F = {f1, f2, ..., fs}
Output Gro¨bner Basis G such that 〈G〉 = 〈F 〉
begin
G = F
while H 6= G
begin
H = G
for each pair p, q ∈ H
loop
S = S(p, q) mod H




Figure 3.2.: Buchberger’s Algorithm.
This is the simplest form of Gro¨bner basis computation, many variants
exist which improve on its computational complexity. Applying this al-
gorithm to {x2y − x, xy2 + y} using the lexicographic term ordering and
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observing the set H:
{x2y − x, xy2 + y}
{x2y − x, xy2 + y, 2xy}
{x2y − x, xy2 + y, 2xy, 2y}
{x2y − x, xy2 + y, 2xy, 2y,−2x}
The result is a Gro¨bner basis, however it can be further simplified to produce
a reduced Gro¨bner basis:
Definition G = {g1, g2, ..., gs} is a Reduced Gro¨bner Basis if LC (gi) = 1
and for all j 6= i, LP(gj) does not divide any term in gi.
It can be shown that for a given term order, every ideal has a unique
reduced Gro¨bner basis. Thus reduced Gro¨bner bases provide a canonical
representation of any ideal. The two questions regarding ideals can now be
answered:
1. Are two ideals identical? Ideals are identical if and only if their
reduced Gro¨bner bases are identical.
2. How can Ideal Membership Testing be performed? First com-
pute the Gro¨bner Basis G for the ideal I, then compute r = f mod G.
Now f ∈ I if and only if r = 0, as the result of reduction modulo G is
unique.
For example, it was shown earlier that
〈
x− y2, xy, y2〉 = 〈x, y2〉, this can
be confirmed by computing a reduced Gro¨bner basis for {x−y2, xy, y2}, the
result is {x, y2}. Performing such calculations using the computer algebra
package Singular [43]:
ring r=0,(x,y,z),lp; // 0,(x,y,z) refers to the ring Q[x,y,z]
// lp refers to the lex term ordering





The runtimes, degrees of the resultant polynomials and their number when
computing Gro¨bner bases is highly dependent on the term order.
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3.4. Elimination and Solutions to Systems of
Multivariate Polynomials
Returning to our motivating Q1; how can decompositions be discovered,
such as:
Let: u = a2 + b2
v = c2 + d2
Then: (ac− bd)2 + (ad+ bc)2 = uv








u− a2 − b2 − u) (v − c2 − d2 − v)
=
(
u− a2 − b2) (v − c2 − d2)







= uv mod {u− a2 − b2, v − c2 − d2}
However, this reduction modulo {u−a2−b2, v−c2−d2} will only return uv
if the term order weights u and v lower than a, b, c or d. This requirement
gives rise to the need for the following definition:
Definition An Elimination Order which places x variables larger than y
variables satisfies, forX1, X2 monomials in x variables and Y1, Y2 monomials
in y variables:




X1 = X2 and Y1 <y Y2
where <x and <y are term orders on variables x and y.
An answer to our motivating Q1 can now be given, How and can poly-
nomial f be expressed as a polynomial in p1, p2,..., ps? Letting
f, pi ∈ k[x1, x2, ..., xn]:
1. Compute a Gro¨bner basis, G for F = 〈y1 − p1, y2 − p2, ..., ys − ps〉
using an Elimination Order which places x variables larger than y
variables.
2. Compute r = f mod G.
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3. If f can be expressed only in terms of pi then r will only contain y
variables.











F = {x− a− b
2
, y − ab}
G = {a− b− 2x, b2 + bx− y} lex a > b > x > y
f mod G = x2 + y










In effect this technique is a change of basis. This transformation can be
achieved in Singular as follows:
ring r=0,(a,b,x,y),lp;
poly f = (1/4)*(a+b)^2;
ideal I = x-(1/2)*(a-b),y-ab;
ideal J = groebner(I):
reduce(f,J);
> x^2+y
Elimination orders have a crucial property which will allow us to solve sys-
tems of multivariate polynomial equations. First note that ifG = {g1, g2, ..., gr}
is a Gro¨bner basis for F = {f1, f2, ..., fs} then, by design and because they
share the same reduced Gro¨bner basis:
〈F 〉 = 〈G〉
=⇒ fi ∈ 〈G〉 gi ∈ 〈F 〉
=⇒ f1 = f2 = ... = fs = 0 ⇐⇒ g1 = g2 = ... = gr = 0
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It can be concluded that solving the system of equations defined by fi = 0
is identical to solving the set gi = 0. Consider the following example:
F = {x2 + y2 + z2 − 1, z − x2y2, x+ y + z}
G = {x+ y + z, 2y2 + 2yz + 2z2 − 1, 4z4 − 4z2 − 4z + 1} lex x > y > z
So if it is required to solve fi = 0, then one can solve gi = 0. For this
Gro¨bner basis this process is straight forward.
4z4 − 4z2 − 4z + 1 = 0 2y2 + 2yz + 2z2 − 1 = 0 x+ y + z = 0
These can be solved in turn, solving the quartic in z will produce four
solutions z1, z2, z3 and z4. For each of these solutions, substitute into the
second equation. Solving the quadratic in y will provide two values for y.
Finally x will satisfy x = −y− z. Numerically, to three decimal places, four
solutions are (swapping x and y produces another four):
x = −0.393±+0.766i y = 1.135∓ 0.142i z = −0.743∓ 0.623i
x = −0.638 + 0.850i y = −0.638− 0.850i z = 1.277
x = 0.579 y = −0.788 z = 0.208
Notice how the Gro¨bner basis was triangular in the sense that one of the
terms only involved z, another only z and y and the last all three variables.
This is all a result of the term order. This property is proven by the following
theorem:
Theorem 3.4.1 Let G be a Gro¨bner basis for an ideal I of k[y1, ..., ym, x1, ..., xn]
with respect to an elimination order placing x variables larger than y vari-
ables then
G ∩ k[y1, ..., ym] is a Gro¨bner Basis for the ideal I ∩ k[y1, ..., ym]
This is a subtle yet important property of elimination orders. If there are
polynomials in I which are only a function of variables yi, then a Gro¨bner
basis for such polynomials are all polynomials in G which only contain
y variables. So if there are a finite number of solutions to fi = 0 then
computing G with respect to a lexicographic ordering will produce a set of
polynomials, one of which will only be a function of one variable, another
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of two, another of three and so on. Thus the triangular property observed
is an essential feature of Gro¨bner Basis calculation with lex ordering. Note
that if there are an infinite set of solutions to fi = 0 then the gi’s will still
be triangular but a univariate polynomial will not be among them. For
example:
F = {x2 + y2 + z2 − 2x− 2y − 2z + 1,
x2 + y2 + z2 − 6x− 6y − 6z + 25, x+ y + z − 6}
G = {x+ y + z − 6, 2y2 + 2yz + 2z2 − 12y − 12z + 25} lex x > y > z
In this case, the second polynomial in G can be solved for y in terms of
z and finally x = 6 − y − z. If there are no solutions to fi = 0 then the
Gro¨bner basis calculation will return G = {1}, which clearly gives rise to a
contradiction if it is attempted to solve gi = 0.
3.5. Membership of Vanishing Ideals
Our motivating Q2 concerns the equivalence of polynomials over a finite
ring:
y1[2 : 0] = x
4 + 2x
y2[2 : 0] = 2x
3 + x2
Equivalence of such polynomials amounts to their difference vanishing over
Z23 :
y1 − y2 = x4 − 2x3 − x2 + 2x = 0 mod 23
x4 − 2x3 − x2 + 2x = 0 over the ring Z23 [x]
The vanishing ideal is the set of all such polynomials:
Definition Vanishing Ideal, I:
Ivanishp = {q ∈ Zp[x1, x2, ..., xn] : q(xi) = 0 mod Zp ∀xi ∈ Zp}
Formal verification of circuits, y1 and y2 that are expressible as polyno-
mials in Zp[x1, x2, ..., xn] reduces to performing ideal membership testing
for this vanishing ideal. Members of the one dimensional vanishing ideal
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can be constructed as follows (note that (n)r represents the falling factorial








=⇒ r! | (n)r
=⇒ (n)r = 0 mod Zp for all n ∈ Z if p|r!
As this property holds for every integer n then the following polynomial will
also vanish whenever x ∈ Z:
x(x− 1)...(x− r + 1) = 0 mod mod Zp for x ∈ Z if p|r!
The notation (x)r is used for such polynomials. At this point, it is useful
to define the Smarandache Function:
Definition Smarandache Function -
SF (p) = min{n : p|n!}
It can then be concluded that:
(x)SF (p) ∈ Ivanishp
e.g. x(x− 1)(x− 2)(x− 3) = 0 mod Z23
From this point forward it is assumed that p = 2k. In this particular case the
calculation of SF (p) can be simplified by using a helper function which re-
turns the number of times two divides a given number #2(k) = max{n : 2n|k}:
SF (2k) = min{n : 2k|n!}
= min{n : #2(n!) ≥ k}
Now the number of times 2 divides n! can be calculated by first counting
the number of numbers ≤ n which are divisible by 2, adding this to the
number of numbers ≤ n which are divisible by 4, adding this to the number
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of numbers ≤ n which are divisible by 8 etc. Hence:










= min {n : (n >> 1) + (n >> 2) + (n >> 3) + ... ≥ k}
where>> is a right shift on the binary representation of n. Letting n = njnj−1...n1n0
be the binary expansion of n then:
SF (2k) = min {n : njnj−1...n1 + njnj−1...n2 + ...+ nj ≥ k}
= min
n :
length j︷ ︸︸ ︷



























= min {n : n−Hamm(n) ≥ k} (3.1)
where Hamm(n) is the Hamming weight of n. Note that SF (2k) is of the
order of k which is an exponentially smaller. Further, in the very common
case, when working modulo 22
k








n : n−Hamm(n) ≥ 2k
}
= 2k + 2 (3.2)
In such cases it can be concluded that:
x(x− 1)(x− 2)...(x− 9) = 0 mod Z28
x(x− 1)(x− 2)...(x− 17) = 0 mod Z216
x(x− 1)(x− 2)...(x− 33) = 0 mod Z232
...
(x)2k+2 = 0 mod Z22k
Lower degree polynomials can also be constructed that also belong to the
vanishing ideal by multiplying by appropriate powers of two. Consider (x)3,
this is divisible by 2#2(3!) = 2 for any integer x, therefore 4(x)3 is divisible
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by 23 and hence 4(x)3 ∈ Ivanish23 . Similarly the following set of polynomials
can be shown to lie within Ivanish23 :
{(x)4, 4(x)3, 4(x)2, 8x, 8} ∈ Ivanish23











k−n+Hamm(n)(x)n : n = 0, 1, 2, ..., SF (2k) :
}
Hk is actually a basis for I
vanish
2k
, in order to demonstrate this first note that
the (x)n form a polynomial basis:
Theorem 3.5.1 [69] Every one dimensional polynomial with integer coef-
ficients can be written as a linear combination of falling factorials in x:




Proof By induction, the theorem trivially holds for n = 0. Assuming it
holds for all integer values up to n then considering polynomial p of degree
n+ 1:
p = an+1x
n+1 + g for some an+1 ∈ Z and polynomial g of degree n









bi(x)i for some bi ∈ Z 
In fact, in can be shown that Hk is actually a Gro¨bner basis over Z2k [x].
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ai(x)i = 0 mod 8 for some ai ∈ Z
=⇒ p(0) = a0 = 0 mod 8
=⇒ p(1) = a1 + a0 = a1 = 0 mod 8
=⇒ p(2) = 2a2 + 2a1 + a0 = 2a2 = 0 mod 8
=⇒ p(3) = 6a3 + 6a2 + 3a1 + a0 = 6a3 = 0 mod 8
From which can be concluded that for some bi ∈ Z:




=⇒ p ∈ 〈8, 8x, 4(x)2, 4(x)3, (x)4〉 = H3





ai(x)i = 0 mod 2




ai(r)i = 0 mod 2









= 0 mod 2k r = 0, 1, 2, ..., SF (2k)− 1
=⇒ 2k|r!ar r = 0, 1, 2, ..., SF (2k)− 1
=⇒ #2(r!ar) ≥ k r = 0, 1, 2, ..., SF (2k)− 1
=⇒ #2(ar) ≥ k − r +Hamm(r) r = 0, 1, 2, ..., SF (2k)− 1











2k−i+Hamm(i)(x)i : i = 0, 1, 2, ..., SF (2k)
〉
= Hk
This argument proves that not only is Hk a Gro¨bner basis for the vanishing
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ideal over Z2k [x] but further:
p(x) = 0 mod 2k
for all x ∈ Z ⇐⇒
p(x) = 0 mod 2k
for r = 0, 1, 2, ..., SF (2k)− 1
Analogously, a Gro¨bner basis for the vanishing ideal for Z2k [x1, x2, ..., xn]
can be computed. In non reduced form, it is:{
2r(x1)α1(x2)α2 ...(xn)αn : 2
k|2rα1!α2!...αn!
}
and similarly it can be shown that:
p(x) = 0 mod 2k
for all x ∈ Zn ⇐⇒
p(x) = 0 mod 2k
for x ∈ [0, 1, 2, ..., SF (2k)− 1]n (3.3)
This concludes the preliminaries chapter. The method for solving systems
of multivariate polynomials presented in this chapter is used throughout the
thesis along with the elimination techniques. The results on equivalence of
polynomials in the ring Z2k play a crucial role in a contribution to formal
verification presented in the next chapter.
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4. Lossless Fixed-Point Polynomial
Optimisation
This chapter concerns the lossless implementation of polynomials with in-
teger coefficients. Some of the most prolific datapath operations can be ex-
pressed as fixed-point polynomials. These include adders, subtractors, mul-
tipliers, squarers, multiply-accumulators (MACs), chained additions, decre-
mentors, incrementors, fixed-point interpolation, etc. Fixed-point polyno-
mials also occur within floating point modules, e.g. multiply accumulate,
dot product; see [87] for an example. These polynomials involve sign magni-
tude quantities (−1)sa and can be viewed as requiring the implementation
of a set of mutually exclusive polynomials, e.g. s? − ab : ab. Arithmetic
Logic Units (ALUs) implement a set of fundamental operations mutually
exclusively. Hardware supporting multiple standards or reuse for a variety
of algorithms may require the implementation of mutually exclusive opera-
tions. For these reasons, our design of interest is, for some polynomials pi
in variables x1, x2... xn with integer coefficients and a select signal s:
y = (s == 0)? p0(x1, x2, ..., xn) :
(s == 1)? p1(x1, x2, ..., xn) :
. . .
(s == m− 2)? pm−2(x1, x2, ..., xn) :
pm−1(x1, x2, ..., xn) (4.1)
where it is assumed that xi are unsigned and of equal bit width (the op-
timisation procedure described in this chapter can be modified to remove
these restrictions, however the exposition of such modifications is beyond
the scope of this chapter).
In regard to this implementation challenge the literature is split between
polynomial manipulations and datapath operator design. In terms of opera-
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tor design, a fundamental building block of fixed-point polynomial datapath
is the arithmetic sum-of-products (SOP). An early example of how an SOP
may be implemented by summing all partial product bits in parallel can
be found in the integer part of a floating point multiply accumulator [3].
Previous work has considered improvements to the final carry propagate
adder of an SOP [38]. In [36], inverted partial product arrays were shown
to improve quality of results. Designs implementing operations of the form∑
kixiyi where ki are constants and xi and yi are input operands have been
considered in [104]. In [104], multiplication by a constant is performed by
using the canonical signed digit recoding and xiyi is computed in redun-
dant carry-save form. There is a wealth of design options for SOP or POS
(product-of-sum) expressions by manipulating the Booth encoded multipli-
ers in a variety of styles [181].
Despite the existence of efficient implementations of SOP and POS ex-
pressions, most datapath synthesis techniques cannot exploit these highly
optimised blocks due to non SOP expressions found within the datapath, e.g.
muxing and shifting. In [174], data flow graphs have been locally manipu-
lated to increase the proportion of the datapath which can be expressed as a
single SOP, hence reducing delay and area. For example one of the transfor-
mations includes (a+ b+ c) << d = (a << d) + (b << d) + (c << d), hence
shifters can be moved through summations, a fact exploited fully in [35].
In terms of considering mutually exclusive SOP expressions, an example
can be found in [174]: sel?a+ b : c = (sel?a : c) + (sel?b : 0). However such
optimizations were restricted to localized regions. A fuller consideration
of merging mutually exclusive operations can be found in [37]. In [37],
the SOP is split into partial generation, array reduction and final carry
propagate adder with muxing on inputs to each of these units.
Implementing polynomials by algebraic manipulation has had consider-
able interest. Common sub-expression extraction techniques have been con-
sidered in [79] and attention has been given to exploiting the finite ring in
which the polynomial resides [67]. A canonical description of polynomials
over the integer ring has been developed, termed modular Horner expansion
diagrams. These provide a platform in which to perform optimisation and
verification of fixed point polynomials, [7], [143] and [76]. An integer linear
program has been used to find suitable linear building blocks from which
to build polynomials over the integer ring in [68]. Gro¨bner bases have been
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used to perform component matching and use [138].
The contributions of this chapter are orthogonal to the majority of this
previous research and can be viewed as an RTL to RTL transformation
which would fit into an existing synthesis flow. To reduce the implementa-
tion cost of the design stated in equation (4.1), the aim is to recast this into
a form where inputs are selected between and then a single polynomial is
implemented (here xi,j are drawn from x1, x2, ..., xn):
x˜1 = (s == 0)? x1,1 : (s == 1)? x2,1 : ... : xm,1
x˜2 = (s == 0)? x1,2 : (s == 1)? x2,2 : ... : xm,2
. . .
x˜r = (s == 0)? x1,r : (s == 1)? x2,r : ... : xm,r
y = p(x˜1, x˜2, ..., x˜r) (4.2)
where p is a polynomial which is then amenable to all the manipulations
previously mentioned.
In this chapter the implementation and properties of a SOP are explored
to motivate the optimisation that follows. This is then followed by a mo-
tivating example in Section 4.2, the elements of which are then expanded
and generalised in subsequent sections. These sections deal with how the x˜
variables are optimally constructed in Section 4.3, how optional negations
are handled in Section 4.4 and a statement of the overall flow in Section 4.5.
Having established the optimisation, attention is then turned to how the
transformations can be formally verified in Section 4.6. The chapter closes
with experimental evidence on the benefits of the proposed optimisation
and verification technique in Section 4.7.
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4.1. Arithmetic Sum-Of-Products
The fundamental building block of datapath designs, the integer arithmetic
sum-of-products, is of the form:∑
i
(−1)si2rixiyi
for constants si ∈ {0, 1} and integers ri ≥ 0 and xi and yi which are signed
or unsigned variables. The implementation of the expression begins with
array creation, an example array can be found in Figure 4.1 which is the
array for the following SOP:





Figure 4.1.: Example Sum-Of-Products Array.
where each dot represents an AND gate which produces xi[j] ∧ yi[k]. Each
row is termed a partial product. Once the array is formed, array reduction
is performed by the use of reduction cells such as a Full Adder (FA) which
produces the sum of three bits and Half Adder (HA) which produce the sum
of two bits. Repeated use of reduction cells reduces the array to a height of




Figure 4.2.: Example Sum-Of-Products Array Reduction.
After array reduction, an integer adder is used to sum the array of height
two.
From an appreciation of the structure of the arithmetic SOP particular
properties can be inferred. To provide evidence for these inferences a set of
designs were synthesised by Synopsys Design Compiler 2012.06-SP2, [162],
in ultra mode using the TSMC 40nm library Tcbn40lpbwp. The results
can be found in Table 4.1 where a, b, c and d are unsigned 16 bit inputs,
x and y are unsigned 32 bit inputs and s is a 1 bit input. From the SOP
implementation exposition the following conclusions can be drawn:
• Significant hardware benefits arise from the efficient SOP
implementation. If an SOP is implemented by producing the prod-
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Table 4.1.: Synthesis Results for Sample SOPs.
Design Delay (ns) Area (µm2)
1 ab 1.70 2062
2 x+ y 0.62 533
3 ab+ x 1.76 2171
4 ab− s 1.77 2092
5 (ab− s)⊕ s 1.75 2176
6 ab+ cd 2.05 4062
7 ab, cd, ab+ cd 2.14 4667
8 (s?ab : x) + y 1.94 2562
9 (s?− ab : ab) + x 2.05 2513
10 (a⊕ s+ s)b+ x 1.94 2398
ucts individually and then adding the results together there will be
multiple binary additions and independent reductions. The SOP im-
plementation presented only requires one final binary addition, this
translates into potentially significant hardware savings. For example,
if Design 3 had been created from the components in Designs 1 and 2
the delay degradation would have been 32% and area 20%.
• Introducing extra bits into a SOP will produce negligible ef-
fects on the implementation cost. The SOP implementation uses
a single array where all partial product bits are summed in parallel,
thus the introduction of a number of bits which is small with respect
to the total number of partial product bits will negligibly affect imple-
mentation cost. For example, comparing Designs 3 and 4 to Design 1
shows that adding one extra variable incurs negligible delay and area
degradation.
• Internal products do not exist. Given the SOP implementation
creates and reduces a single array, any internal products will not exist
during the reduction. A design which returns products as well as their
sum will have higher implementation cost; Design 7 requires 15% more
area than Design 6. Adding the result of a selected product into a sum
will incur significant delay costs, comparing Design 8 to 3 shows a 10%
delay and 18% area degradation.
• Optional negation occurring in the middle of an SOP should
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be avoided. The SOP implementation contains a single array reduc-
tion, modifying signals that would be the result of a reduction of part
of the array will incur the cost of a full binary addition. Thus op-
tional negation occuring in the middle of an SOP should be avoided.
By writing s?− ab : ab = (s?− a : a)b = (a⊕ s+ s)b which effectively
moves an internal optional negation to an input negation, Designs 10
and 9 show this saves 5% delay and area.
• XORing the result of a SOP has negligible cost The final gate on
the critical path of a two input adder is an XOR, say A⊕B where A is
critical andB is non critical. Observing that (A⊕B)⊕ s = A⊕ (B ⊕ s),
then XORing a result of a SOP which terminates in a two input adder
becomes non critical. Note the negligible difference Designs 4 and 5.
4.2. Motivational Example
In order to motivate the subsequent algorithm, consider the following simple
mutually exclusive set of SOPs:
m1 = (s == 0)? ab+ c :
(s == 1)? bc− a :
(s == 2)? c− ab :
− a− bc
Given the knowledge from the previous section on the properties of SOP
implementations, can these equations be reformulated in such a way that
the design’s hardware resource utilisation is as close to that of ab + c as
possible? That is, it is desired to minimise the cost of any muxing and
negation that is introduced. To this end, the equations will be reformulated
such that only one SOP is required. The first step in doing this, is to
reorder the multiplications and additions in such a way to minimise the
amount of muxing between operands once merged. Consider the following
rewrite, where each mutually exclusive polynomial has been written in the
form AB+C and choosing the order of A and B such that the second term
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in the multiplication is always b.
m2 = (s == 0)? ab+ c :
(s == 1)? cb− a :
(s == 2)?−ab+ c :
−cb− a
Having rewritten the polynomials in this way allows them to be merged
together into a single SOP by using the standard two’s complement identity
−x = x+ 1 then (−1)nega = a⊕ neg + neg . Note also that s is assumed to
be two bits in length and s1 and s0 denotes the most and least significant
bits of s respectively. This leads to the following reformulation:
A = s0?c : a
C = s0?a : c
m3 = (−1)s1Ab+ (−1)s0C
= A(b⊕ s1) +As1 + (C ⊕ s0) + s0
This reformulation requires the optional negation of the product, but the
product is the most delay and area expensive part of the SOP. To minimise
this cost it is required to minimise the logic that provides inputs to the
product; hence it would be advantageous to rewrite the SOPs such that
the product is always positive. This can be achieved by using another
negation identity; consider replacing x with x−1 in the formula −x = x+1,
simplifying gives rise to −x = x− 1. This freedom can be exploited to
rewrite each mutually exclusive polynomial such that the product is always
positive as follows:
ab+ c
cb− a = cb+ a+ 1
−ab+ c = −(ab+ c+ 1) = ab+ c
−cb− a = −(cb+ a) = cb+ a− 1
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Substituting these back into the original problem statement:
m4 = (s == 0)? ab+ c :
(s == 1)? cb+ a+ 1 :
(s == 2)? ab+ c :
cb+ a− 1
Merging these polynomials together produces the following formulation:
A = s0?c : a
C = (s0?a : c)⊕ (s1 ⊕ s0)
m5 = (Ab+ C + s1 ⊕ s0 − s1)⊕ s1
Note how in this formulation the operations on the product have been re-
duced, these have been replaced by modifications to the C variable. The
results from the previous section show that the final XOR and the intro-
duction of the bits s1 ⊕ s0 and s1 into the partial product array will have
negligible impact. It is expected that the reformulation m5 will have an
implementation cost close to that of AB + C.
A sample logic synthesis of m1, m5 and ab+c using a leading synthesis tool
shows that m1 has a hardware area implementation cost four times larger
than that of ab+ c, whereas m5 is only 28% larger than ab+ c. More details
on the synthesis results for this example are presented in the experiments
section of this chapter. Given the benefits of this particular optimisation,
it is natural to explore the generalisation of this approach in the hope that
similar benefits can be attained in a general case. The techniques used for
the motivating example are now generalised in the following sections. In
this motivating example, each mutually exclusive polynomial had the same
number of terms and total degrees, in the next section the general case of a
set of arbitrary polynomials is considered and how to reorder them prior to
merging. This is followed by a section on dealing with optional negations
in general, after which the overall flow is presented.
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4.3. Control Logic Minimisation
Minimising the cost of selection is not only desirable for minimising selection
hardware but also enabling polynomial rewriting techniques. For example:
y = s? ab+ ac : bd+ dc
y1 = (s?a : d)(b+ c)
y2 = (s?a : b)(s?b : d) + (s?a : d)c
Now y1 and y2 implement the same polynomial, however y1 implements a
polynomial of the form A(B + C) where y2 requires implementing the po-
tentially more expensive polynomial AB +CD. Minimising input selection
maximises the exposed correlations between the inputs to the polynomial
p and hence minimises the potential implementation cost. Initially the fol-
lowing assumptions are made, as this simplifies the exposition.
• All the polynomials pi have the same number of terms.
• All coefficients are one.
• No two monomials are equal.
These restrictions are lifted in the next section. The selection hardware may
be reduced at the expense of the polynomial implementation cost:
y = (s == 0)? a+ b : (s == 1)? b+ c : c+ a
y1 = ((s == 1)?b : a) + ((s == 0)?b : c)
y2 = ((s == 1)?0 : a) + ((s > 1)?0 : b) + ((s == 0)?0 : c)
Now y1 and y2 implement the same polynomial, however y2 has simpler
selection logic (selecting between a non zero element and zero) than y1.
However, y2 requires a three input sum versus y1 which only requires a two
input sum. In the general case, the number of terms in p can grow such
that the pi occupy disjoint parts of p, for example, consider y3:
y3 =((s == 0)?a : 0) + ((s == 0)?b : 0)+
((s == 1)?b : 0) + ((s == 1)?c : 0)+
((s == 2)?c : 0) + ((s == 2)?a : 0)
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where each addend is non-zero for only one value of s. The selection logic has
been significantly reduced, but p is considerably more complex than pi. Thus
the selection logic may be reduced at the expense of the implementation
cost of the polynomial. Typically, the growth in p outweighs the benefit of
selection hardware reduction. It is thus desired to keep the number of terms
of p equal to the maximum number of terms of pi. A compact algebraic
formulation of this property is p(1) = maxi pi(1) where 1 is a vector where
all entries are one. With this constraint, the optimisation that precisely
embodies the problem can be stated as:
Given pi, select xj,i and p minimising∑
i
num of distinct elements in {x1,i, x2,i, ..., xm,i}
subject to p(x˜(s, x)) = y(s, x) for all s and x
and p(1) = max
i
pi(1) (4.3)
4.3.1. Determining the Total Degrees of Monomials in p
The number of terms and total degrees of the monomials in p must be
such that a particular assignment to the inputs of p results in returning
pi for all i. This places a restriction on the number of terms and total
degrees of the monomials in p, however there are many such p. Now p
should be chosen to be just large enough to be able to express the same
value of each of the polynomials pi, otherwise the implementation costs of
p will be unnecessarily large. Through some examples, an algorithm is now
constructed which establishes the number of terms and total degrees of the
monomials in p, whose number of terms does not exceed that of all of the
polynomials pi. Let di be the multiset of total degrees of monomials in pi and
d be the multiset of total degrees of monomials in p. Note that as the total
degrees of monomials may have repeated elements these are multisets, where
repeated elements may be present. To motivate the algorithmic construction
of d, consider examples of di. Firstly, where pi are all monomials, so for some
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non negative integers ti:
d0 = {3} d1 = {2} d2 = {4} =⇒ d = {4} // maximum of the total degrees
e.g. y = (s == 0)? abc : (s == 1)? bc : abcd
= bc((s == 1)?1 : a)((s > 1)?d : 1)
d0 = {t0} d1 = {t1} . . . dm−1 = {tm−1} =⇒ d = {max
i
{ti}}
Examples of the di multisets having many common elements:
d0 = {5, 4, 3} d1 = {5, 4, 3} =⇒ d = {5, 4, 3}
d0 = d1 = ...dm−1 =⇒ d = d0
d0 = {5, 4, 3} d1 = {5, 4, 2} d2 = {5, 4, 4} =⇒ d = {5, 4, 4}
d0 = D ∪ {t0} d1 = D ∪ {t1} . . . dm−1 = D ∪ {tm−1}
=⇒ d = D ∪ {max
i
{ti}}
Consider a more general case in which d is iteratively populated:
d0 = {5, 4, 2} d1 = {5, 3, 3} d = {}
The intersection of the two multisets should certainly be in d, leaving:
d0 = {4, 2} d1 = {3, 3} d = {5}
The maximum of these two multisets should certainly be in d and can be
used to implement d0’s monomial of total degree four and d1’s monomial of
total degree three, leaving:
d0 = {2} d1 = {3} d = {5, 4}
Again taking the maximum again results in d = {5, 4, 3}, conclude
d0 = {5, 4, 2} d1 = {5, 3, 3} =⇒ d = {5, 4, 3}
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This process can be algorithmically captured as follows:
Inputs d0,d1,...,dm−1 — multisets of total degrees of p0, ..., pm−1
Outputs d — multiset of total degrees of p
t = d0
for i = 1, ...,m− 1 loop
d = di ∩ t
t = t \ d
di = di \ d
while (t 6= {}) ∧ (di 6= {}) loop
d = d unionmulti {max(max(t),max(di))}
t = t \ {max(t)}





This algorithm uses multiset subtraction, intersection and sum. An exam-
ple of multiset intersection is {1, 1, 1, 3} ∩ {1, 1, 2} = {1, 1} and multiset
sum is {1, 1} unionmulti {1, 2} = {1, 1, 1, 2}. Applying this algorithm to the case
d0 = {5, 4, 2}, d1 = {5, 3, 3} produces the following intermediate multisets:
t = {5, 4, 2}
d = d1 ∩ t = {5} t = t \ d = {4, 2} d1 = d1 \ d = {3, 3}
d = d unionmulti {max(max({4, 2}),max({3, 3}))} = {5, 4} t = {2} d1 = {3}
d = d unionmulti {max(max({2}),max({3}))} = {5, 4, 3} t = {} d1 = {}
d = {5, 4, 3} t = {5, 4, 3} d1 = {}
This result matches the expected result of {5, 4, 3}. This algorithm guar-
antees that the number of terms in d is no greater than any of the number
of terms in any of the pi. Given this construction of the multiset d, the
optimisation can be restated but now with a restriction on the number of
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terms and total degrees of the monomials in p:
Given pi, select xj,i and p minimising∑
i
num of distinct elements in {x1,i, x2,i, ..., xm,i}
subject to p(x˜(s, x)) = y(s, x) for all s and x
and multiset of total degree of monomials in p = d
4.3.2. Solving the Optimisation Problem
Now that the number of terms and total degrees of the monomials in p
is fixed, the minimisation problem is now one of allocation. Consider the
example:
y = (s == 0)? abcde+ bcde+ de :
(s == 1)? bcdea+ bcd+ cde :
bcde+ abc+ bcd
Applying the Algorithm 4.4 which determines d, p has total monomial de-
grees d = {5, 4, 3}, inserting ones such that the pi has the same monomial
total degrees as in the multiset d:
y = (s == 0)? abcde+ bcde+ 1× de :
(s == 1)? bcdea+ 1× bcd+ cde :
1× bcde+ 1× abc+ bcd
A convenient representation is the following matrix form: a b c d eb c d e a
1 b c d e

 b c d e1 b c d
1 a b c

 1 d ec d e
b c d

These matrices have height m, their widths correspond to the elements in
d and there is a matrix for each monomial in p. Permutation of each row in
each matrix leaves the polynomials the matrices represent unaltered due to
the commutativity of multiplication. Further, the ith row of a matrix can
be swapped with the ith row of another matrix due to the associativity of
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addition. If the widths of the matrices differ a swap may be possible as long
as the variables introduced or removed are ones. The number of distinct
elements in each column corresponds to the implementation cost of selection
required to form each x˜i. These values for the current matrices are, along
with their total which is the objective function of the optimisation problem: a b c d eb c d e a
1 b c d e

 b c d e1 b c d
1 a b c






3 2 2 2 2
) (





An example of an improved objective function value achieved by performing
matrix row permutation and valid row swaps is: a b c d ea b c d e
1 b c d e

 e b c d1 b c d
1 b c d

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In order to produce a compact optimisation problem consider replacing the
variables a, b, c, d and e with the first five prime numbers 2, 3, 5, 7 and 11




 2 3 5 7 112 3 5 7 11
1 3 5 7 11
 1155105
105
 11 3 5 71 3 5 7
1 3 5 7
 77385
30




2 1 1 1 1
) (





It has been assumed that the monomials in a given pi are unique, hence,
due to the uniqueness of prime factorisation, the products of primes per row
will be unique. This allows for the recasting of the optimisation problem
in terms of integers. Find integer matrices with entries from 1, 2, 3, 5, 7
and 11, such that row products are constrained to exactly match a set of
integers. Of these matrices, minimise the sum of the number of distinct
entries per column. Labeling these three matrices as 1A, 2A and 3A and
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num of distinct elements over j in iAj,k






























= (1155, 105, 30)
The general integer program is then (using q1, q2, ..., qn to denote the
first n primes and M(x1, x2, ..., xn) to denote a particular monomial and
M(q1, q2, ..., qn) to denote the value of that monomial when setting variable




num of distinct elements over j in iAj,k
subject to iA have height m and have widths equal to the multiset d
iAj,k ∈ {1, q1, q2, ..., qn}
M(q1, q2, ..., qn) ∈
{∏
k
iAj,k : i = 1, 2, ...
}
for all monomials M(x1, x2, ..., xn) in all pj (4.5)
This problem can be solved using off-the-shelf SMT solvers such as [165].
The solution to the example provided by the optimisation is: b d c e ab d c e a
b 1 c 1 a

 c e d bc 1 d b
c e d b






1 2 1 2 1
) (






Which corresponds to a rewriting of the form:
c1 = (s == 0)? 1 : c
d1 = (s ≥ 2)? 1 : d
e1 = (s ≥ 2)? 1 : e
e2 = (s == 1)? 1 : e
e3 = (s ≥ 2)? b : e
y = abcd1e1 + bcde2 + c1de3
Summarising the complete procedure:
• The starting equation is (4.1) on page 79 which requires the mutually
exclusive evaluation of p0, p1,..., pm−1.
• Produce the multisets of total degrees of p0, p1,..., pm−1, denoted d0,
d1,..., dm−1.
• Execute Algorithm 4.4 to produce the multiset of total degrees of
polynomial p.
• Solve the optimisation problem (4.5).
• Replace each prime entries, qj of the matrices iA with xj .
• The columns of the matrices are then the x1,i, x2,i,..., xm,i entries in
equation (4.2).
4.3.3. Lifting the Restrictions
Polynomials with differing numbers of terms Algorithm 4.4 which
produces the multiset of total degrees of p still functions if the polynomials
pi have differing numbers of terms. Consider the example:
y = (s == 0)? bcde+ de :
(s == 1)? bcdea+ bcd+ cde :
bcde+ abc+ bcd
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= (1155, 105, 30)
whose solution translates into the following polynomial rewrite:
a1 = (s == 1)? a : 1
c1 = (s == 0)? 1 : c
d1 = (s == 0)? 0 : (s == 1)? d : a
e1 = (s ≥ 2)? b : e
y = a1bcde+ c1de1 + bcd1
In general, given that di is the multiset of total degrees of the polynomial pi,
then |d|−|di| (note |.| denotes set size) is the difference between the number
of monomials in p and pi. It is thus required to enhance the optimisation
problem (4.5) by requiring that zero appears within the row products a
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num of distinct elements over j in iAj,k
subject to iA have height m and have widths equal to the multiset d
iAj,k ∈ {0, 1, q1, q2, ..., qn}
M(q1, q2, ..., qn) ∈
{∏
k
iAj,k : i = 1, 2, ...
}
for all monomials M(x1, x2, ..., xn) in all pj∣∣∣∣∣
{∏
k
iAj,k == 0 : i = 1, 2, ...
}∣∣∣∣∣ = |d| − |dj | for all j (4.6)
Note that this integer program has fewer or equal the number of constraints
as optimisation (4.5).
Integer Coefficients and Distinct Monomials Turning to the case
where the polynomials have positive integer coefficients such as:
y = (s == 0)? 2abc+ 3bcd+ 3de :
(s == 1)? abc+ 2bc+ 5cd :
3bcd+ abc+ 2bc
the constants can be replaced by variables 2 −→ f , 3 −→ g and 5 −→ h:
y = (s == 0)? fabc+ gbcd+ gde :
(s == 1)? abc+ fbc+ hcd :
gbcd+ abc+ fbc
This problem is now in a form which satisfies the initial restrictions. How-
ever, the objective function needs some modification. Selecting between
constants is less expensive, from an implementation perspective, than se-
lecting between variables. Thus the objective function should not distin-
guish between any of the constants (including zero and one). The modified
optimisation problem where pj have been modified to replace constants with
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num of distinct elements q1...qn over j in iAj,k
subject to iA have height m and have widths equal to the multiset d
iAj,k ∈ {0, 1, q1, q2, ..., qn, qn+1, ..., qn+v}
T (q1, q2, ..., qn) ∈
{∏
k
iAj,k : i = 1, 2, ...
}
for all terms T (x1, x2, ..., xn) in all pj∣∣∣∣∣
{∏
k
iAj,k == 0 : i = 1, 2, ...
}∣∣∣∣∣ = |d| − |dj | for all j (4.7)
Under the assumption that the polynomial with integer coefficients has been
simplified then all the monomials will be distinct. This still holds once the
constants have been replaced by variables.
4.3.4. Changing Variables
Having performed the selection logic minimisation via an integer program,
subsequent manipulations are performed via algebraic geometry. Consider
the design:
y = (s == 0)? d2 + cd :
(s == 1)? b2 + ba :
d2 + ad
This can be written as a polynomial by splitting the select signal s into the
upper and lower bits s1 and s0:
y = (1− s1)(1− s0)(d2 + cd) + (1− s1)s0(b2 + ba) + s1(d2 + ad)
The associated optimised A matrices for this problem are: d cb a
d a





The columns of which are used to create the x˜ variables.
x˜1 = (s == 0)?d : (s == 1)?b : d
x˜2 = (s == 0)?c : (s == 1)?a : a
x˜3 = (s == 0)?d : (s == 1)?b : d
x˜4 = (s == 0)?d : (s == 1)?b : d (4.8)
Writing these as polynomials:
x˜1 = (1− s1)(1− s0)d+ (1− s1)s0b+ s1d
x˜2 = (1− s1)(1− s0)c+ (1− s1)s0a+ s1a
x˜3 = (1− s1)(1− s0)d+ (1− s1)s0b+ s1d
x˜4 = (1− s1)(1− s0)d+ (1− s1)s0b+ s1d (4.9)
Using the elimination techniques described in the preliminaries chapter on
page 70, elimination first requires creating the ideal:
I =<x˜1 − (1− s1)(1− s0)d− (1− s1)s0b− s1d,
x˜2 − (1− s1)(1− s0)c− (1− s1)s0a− s1a,
x˜3 − (1− s1)(1− s0)d− (1− s1)s0b− s1d,
x˜4 − (1− s1)(1− s0)d− (1− s1)s0b− s1d,
s1(1− s1), s0(1− s0) > (4.10)
All these polynomials equal zero, the first four are derived from equation
(4.9) and the last two from s1 and s0 only taking the values zero and one.
Using an elimination order which places x˜i smaller than s1, s0 and a, b, c
and d, the following reduction performs the elimination by first computing
a Gro¨bner basis, J , for I and then computing:
p(x˜) = y mod J = x˜24 + x˜2x˜4
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Note that despite x˜1 = x˜3 = x˜4, p is only a function in one of these variables.
So the result of the change of variables is:
x˜2 = (s == 0)? c : (s == 1)? a : a
x˜4 = (s == 0)? d : (s == 1)? b : d
y = x˜24 + x˜2x˜4
It is expected that an industry standard logic synthesis tool will simplify
the equations for x˜i. In general the change of variable process is:
• Produce polynomial equations for the selection logic for each x˜i by
using the bits of signal s, in the form of equation (4.9).
• Create an ideal from x˜i minus these polynomials and si(1 − si) for
each bit of s, in the form of equation (4.10).
• Compute a Gro¨bner basis, J , for I with an elimination order placing
x˜i variables smaller than all others.
• Compute p = y mod J .
• If, for any variable x˜i found within p, the associated column of an A
matrix contains identical entries xj , then replace x˜i in p with xj .
• Create selection logic for the x˜i signals found within p from columns
of the optimised A matrices, in the form of equation (4.8).
• If any xi were originally constants, replace the xi with these constants.
4.4. Optimising the Optional Negations
As established in Section 4.1, optional negations within a polynomial incur
increased implementation costs. This section explores how optional negation
can be performed on the output or the inputs. Consider, for s a one bit
input, the example:
y = s?− ab : ab
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Applying the procedure so far created results in:
y = (1− 2s)ab
Now the observation regarding optional negations in Section 4.2 which de-
scribed the motivating example is now proven more rigorously. If the output
bit width of y is w then:
y = (1− 2s)ab mod 2w
= (1− 2s)ab− 2s(1− s) + s2w mod 2w
= (1− 2s)ab− s(1− 2s)− s+ s2w mod 2w
= (1− 2s)(ab− s) + s(2w − 1) mod 2w
= s(2w − 1− (ab− s)) + (1− s)(ab− s) mod 2w
= s?ab− s : ab− s mod 2w // bitwise inversion of ab− s
= (ab− s)⊕ s mod 2w // bitwise XOR of ab− s with s
This optimisation over the finite ring results in computing a simple multiply-
add. As noted in Section 4.1 the final XOR can be taken off the critical
path. In conclusion, this optimisation has an implementation cost almost
indistinguishable from a single multiplication. This optimisation holds for
any polynomial:
y = s?− p(x) : p(x) = (p(x)− s)⊕ s
This optimisation allows for optional negation of p with negligible overhead.
The most general polynomials which are unaltered by the process so far, are
those where the monomials only differ in their sign, e.g.:
y = (s == 0)? −abc +ab −cd :
(s == 1)? abc +ab +cd :
−abc −ab +cd
y = (−1 + 2s0 − 2s1s0)abc+ (1− 2s1)ab+ (−1 + 2s0 + 2s1 − 2s1s0)cd
(4.11)
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Note that the terms in brackets only ever take values ±1, hence:
(−1 + 2s0 − 2s1s0)2 = 1
(1− 2s1)2 = 1
(−1 + 2s0 + 2s1 − 2s1s0)2 = 1
Consider:
(−1 + 2s0 − 2s1s0)y = abc+ (−1 + 2s0 − 2s1s0)(1− 2s1)ab+
(−1 + 2s0 − 2s1s0)(−1 + 2s0 + 2s1 − 2s1s0)cd
= abc+ (−1 + 2s0 + 2s1 − 2s1s0)ab+ (1− 2s1)cd
This simplification can be achieved algorithmically by computing:
(−1 + 2s0 − 2s1s0)y mod < s1(1− s1), s0(1− s0) >
Conclude that:
y = (−1 + 2s0 − 2s1s0)(abc+ (−1 + 2s0 + 2s1 − 2s1s0)ab+ (1− 2s1)cd)
(4.12)
The optional negations can now be written as follows:
S1[0 : 0] = 1− s0 + s1s0
S2[0 : 0] = 1− s0 − s1 + s1s0
S3[0 : 0] = s1
y = (1− 2S1)(abc+ (1− 2S2)ab+ (1− 2S3)cd)
y = (abc+ (S2?− a : a)b+ (S3?− c : c)d− S1)⊕ S1
y = (abc+ (a⊕ S2)b+ S2b+ (c⊕ S3)d+ S3d− S1)⊕ S1
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Simplifying:
S1[0 : 0] = 1⊕ s0 ⊕ s1s0 = s0s1
S2[0 : 0] = 1⊕ s0 ⊕ s1 ⊕ s1s0 = s1 ∨ s0
S3[0 : 0] = s1
y = [abc+ (a⊕ S2)b+ S2b+ (c⊕ S3)d+ S3d− S1]⊕ S1
This formulation has now achieved a polynomial within the square brackets
with all optional negations being handled by XORing on inputs.
In the general case the starting polynomial is of the type in equation
(4.11) which is in the form y =
∑
α qα(s)x
α for some polynomials q which
for all possible values of s evaluate to ±1. The implementation cost of
the polynomial will be dominated by the monomials with the largest total
degree. Optional negation of the entire polynomial has been shown to be
relatively inexpensive to achieve. So factor out one of polynomials in s, say
qαi(s) 6= 1, which is the coefficient of one of the monomials with largest
total degree. It is always possible to perform this factorisation because the
polynomials q evaluate to ±1 for all possible values of s. This results in:
y = qαi(s)p
′(x, s) // for some polynomial p′
qαi(s)y = p
′(x, s) // as q2αi = 1
To calculate p′, first create the Gro¨bner basis, J of the ideal, I:
I = 〈s0(1− s0), s1(1− s1), ...〉
where si are each of the bits of s. Then, for some q
′:





Each q polynomial takes the value ±1, so are of the form 1− 2Sα for some
bits Sα. Compute these Sα:






Also the factored polynomial qαi(s) also takes the value ±1 and can be
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written as 1− 2S, the value of S is thus:




























sβ00 ∧ sβ11 ...
)
e.g. S = s0 + s1 − s0s1 = s0 ⊕ s1 ⊕ (s0 ∧ s1) = s0 ∨ s1
It is expected that an industry leading synthesis tool can efficiently simplify
these expressions. Rewriting y in terms of these variables:


















Attention is now turned to the optional negations required by the signals
Sα. As discussed in Section 4.1, performing optional negation as part of
polynomial evaluation increases implementation cost. These optional nega-
tions can be performed on the inputs to the polynomial. So an arbitrary



































This is the desired final form. To summarise the process:
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• The starting polynomial is of the form y(x, s) = ∑α qα(s)xα.
• Compute J , the Gro¨bner basis of the ideal formed from each bit of s:
I =< s0(1− s0), s1(1− s1), ... >.
• Choose qαi(s) then compute


















• For each Sα the associated monomial must be optionally negated de-
pending on this signal. This can be achieved by optionally negating
any of the inputs to the monomial. So an arbitrary input variable
to the monomial xα is chosen to optionally negate, call this input
opnegxα. Given the inputs were assumed to be of equal bitwidth,
these can be arbitrarily chosen to be the leading variable within the
monomial. The final desired form is then:













The starting point of the overall flow is a set of m mutually exclusive poly-
nomials with integer coefficients:
y = (s == 0)? p0(x1, x2, ..., xn) :
(s == 1)? p1(x1, x2, ..., xn) :
. . .
(s == m− 2)? pm−2(x1, x2, ..., xn) : pm−1(x1, x2, ..., xn)
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The result of the flow is to transform this equation into the following form,
where xi,j are constant integers or one of x1, x2,... xn:
x˜1 = (s == 0)? x1,1 : (s == 1)? x2,1 : ... : xm,1
x˜2 = (s == 0)? x1,2 : (s == 1)? x2,2 : ... : xm,2
. . .
x˜r = (s == 0)? x1,r : (s == 1)? x2,r : ... : xm,r
y = p(x˜1, x˜2, ..., x˜r)
• Precondition pi Expand and simplify pi into sums of monomials
(this is a well defined operation). Transform the pi such that their co-
efficients are only ±1 by introducing new variables, xn+1, xn+2...xn+v,
for each distinct integer with non unit magnitude.
• Calculate the total degrees of polynomial p Create the mul-
tisets, di, of total degrees of pi. Use Algorithm 4.4 to establish the
total degrees of p.
• Solve the integer program for control minimisation Solve
the optimisation problem (4.7) using the first n + v primes q1, q2,...
qn+v. In the resultant A matrices, replace qi by variables xi. Each
column of the A matrices form the entries x1,i, x2,i,... xm,i which then
create the variable x˜i.
• Create the polynomial p Create a Gro¨bner basis, J , for ideal I
using a term order which places x˜ variables smaller than x variables.
Ideal I is defined as follows using the bits of s:
I =<x˜1 − ((s == 0)? x1,1 : (s == 1)? x2,1 : ... : xm,1) ,
. . .
x˜r − ((s == 0)? x1,r : (s == 1)? x2,r : ... : xm,r) ,
s0(1− s0), s1(1− s1), ... >
Then p = y mod J . If p involves any x˜i which equal xj for some j
(which would arise if a column of an A matrix had identical entries)
then replace x˜i by xj . Replace xn+1, xn+2...xn+v by their original
constants.
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• Factorise p p is now treated as a polynomial with monomials in
xi and x˜j with coefficients which are polynomials in sk. Choose a
monomial of largest total degree whose coefficient is dependent on s,
call this coefficient qαi(s). Calculate, where J
′ is the Gro¨bner basis of
the ideal I ′ =< s0(1− s0), s1(1− s1), ... >:
p′ = qαi(s)p mod J
′
Then p = qαi(s)p
′.
• Calculate the optional negation signals If q′α(s) are the coef-


















• Produce the final form of p Defining opnegxα as the largest
variable in the monomial xα then the final form of p is:












• Produce optimised design The equations defining x˜i, S, Sα,
opnegx ′α and p define the optimised design.
4.6. Formal Verification
The overall flow described in the previous section, if placed in a production
level environment, would use a variety of software packages and scripts.
It is thus crucial that verification techniques exist that can prove formal
equivalence between the pre and post optimised designs. However, na¨ıve
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formal verification of these optimisations is well beyond the capacity of
current existing tools. As can be seen in the experiments section, an ap-
plication of existing industry tools to these problems returns inconclusive
results. Equivalence of polynomials over integer rings has been successfully
explored in [150], [151] and [152] and even expanded to non polynomial
operators in [167]. This section builds on this work by introducing an aug-
mented use, or super usage, of existing industry verification tools to achieve
formal verification of the optimisation presented in this chapter.
If the original problem statement is embodied in y1(s, x) and the optimised
form in y2(s, x), the output bit width is n, xi have bitwidths ni and s has
bit width v, then the formal equivalence problem is:
y1(s, x1, x2, ...)− y2(s, x1, x2, ...) = 0 mod 2n
for all s ∈ [0, 1, ..., 2v − 1] and xi ∈ [0, 1, ..., 2ni − 1] for all i
Given the problem formulation, it is known that yi are polynomials in un-
signed integer inputs xi and the bits of s, s0, s1,...,sv−1 with integer coeffi-
cients. In general, a datapath function is said to be polynomial if its inputs
are unsigned integers and the function can be written as a polynomial with
integer coefficients reduced modulo 2n, where n is the output bit-width. A
variety of common operators and number formats are polynomial in nature.
For example, for n bit integer inputs a and b:
Signed Number a −2n−1a[n− 1] + a[n− 2 : 0]
Signed Magnitude a (−1)a[n−1]a[n− 2 : 0] = (1− 2a[n− 1])a[n− 2 : 0]
Muxing s?a : b = sa+ (1− s)b
Bitwise Inversion a = 2n − 1− a






b[n− 1] + 1
)
...(3b[1] + 1)(b[0] + 1)
Every datapath function is polynomial in its input bits, due to the univer-
sality of NANDs and:
NAND(a, b) = 1− ab
Recalling, from the preliminaries, the result on multivariate polynomial
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equivalence over rings, equation (3.3) on page 78:
p(x) = 0 mod 2n
for all x ∈ Zk ⇐⇒
p(x) = 0 mod 2n
for x ∈ [0, 1, 2, ..., SF (2n)− 1]k (4.13)
This shows that it is not necessary to check all possible input values for xi
but an exponentially smaller number; just the first SF (2n). In the worst
case, a function may be polynomial in only its input bits, in which case the
left and right hand side of equation (4.13) are identical and no reduction
has been achieved. In order to apply equation (4.13) the polynomial nature
of function must be determined, namely, in which inputs, parts of inputs
or bits of inputs is the function polynomial. This can be done without
having to form the polynomial, but by inspecting the operators. Consider
the following datapath function with unsigned 16 bit inputs a, b, c and d:
t0[16 : 0] = c[15 : 0] + 1
t1[31 : 0] = b[15 : 0]− t0
t2[31 : 0] = d[15 : 0] << t0
t3[31 : 0] = a[15 : 0]t1
y[31 : 0] = t3 + t2 (4.14)
A directed graph whose vertices are the inputs, outputs, and operators of
this design can be created, Figure 4.3 shows the resultant data flow graph
(DFG). The edges of the directed graph correspond to the interconnecting
signals of the design, connecting inputs, outputs, and operators as neces-
sary, with the appropriate direction. To establish the polynomial nature
of this design, first note the polynomial behaviour of each operator node,
demonstrated in Figure 4.4, where the P and N labels stand for polynomial
and non polynomial respectively. Multiplication and addition are polyno-
mial in both inputs. Left shift is polynomial in the shifted value but non
polynomial in the shift value. Using the polynomial nature of each operator
we can build up the polynomial nature of the entire design. The algorithm
that establishes the polynomial nature of the inputs is in Figure 4.5.
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Figure 4.3.: Example Data-Flow Graph.
+ << *
P P P N P P
Figure 4.4.: Polynomial Behaviour of Operators (P=Polynomial and
N=Non-Polynomial).
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Inputs Data Flow Graph and pre calculated operator polynomial behaviour
Output Labeled Data Flow Graph and Inputs
Step 1: Label the outputs of the DFG as P
Step 2: For every node v for which all outputs are labeled
If all outputs of v are labeled P
Then label the inputs as per the known operator’s polynomial behaviour
Else label all the inputs as N
Step 3: Repeat Step 2 until all edges are labeled
Step 4: If all edges from an input are labeled P
Then label the input P
Else label the input N
Figure 4.5.: Algorithm for Establishing Polynomial Nature of Inputs.
Applying Algorithm 4.5 to the design in Figure 4.3 results in Figure 4.6:



















Figure 4.6.: Augmented Data-Flow Graph.
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In this case, the design is polynomial with respect to inputs a, b, and d.
4.6.1. The Waterfall Verification
The verification method requires the datapath to be extractable into a DFG
with unsigned inputs and there must be no bit slicing of the inputs, i.e.
unbroken inputs. Moreover the DFG does not contain internal bit widths,
hence these must not affect functionality. So the first step in a stepped, or
waterfall, verification would be between an original design A, and a modified
design A′ which has unsigned and unbroken inputs and internal bit widths
which are the same as the output width. So, for example in the case of the
design in Figure 4.3 the following design would be derived:
t0[31 : 0] = c[15 : 0] + 1
t1[31 : 0] = b[15 : 0]− t0
t2[31 : 0] = d[15 : 0] << t0
t3[31 : 0] = a[15 : 0]t1
y[31 : 0] = t3 + t2 (4.15)
This design has a 32 bit output and is polynomial in the 16 bit inputs a,
b, and d and in all the inputs bits of input c. Using the result in equation
(4.13) it is only required to check the first SF (232) = 34 values on each
of the inputs in which the design is polynomial. This can be achieved by
restricting the sizes of a, b and d to 6 bits in length. Having restricted the
bit widths, the design is now:
t0[31 : 0] = c[15 : 0] + 1
t1[31 : 0] = b[5 : 0]− t0
t2[31 : 0] = d[5 : 0] << t0
t3[31 : 0] = a[5 : 0]t1
y[31 : 0] = t3 + t2 (4.16)
Figure 4.7 illustrates the complete verification process when formally veri-
fying design A against B.
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Figure 4.7.: Formal Verifications Required.
4.6.2. Overall Verification Flow
The precise steps of the verification methodology verifying designs A and B
are:
• Produce designs A′ and B′. These designs have unsigned inputs, all
internal signals are of bit width n and no inputs are bit sliced through-
out the design. If a signal is sliced during the design, then two inputs
should be created. If an input is in floating point format, then it will
need to be split into sign, exponent and mantissa. Sign magnitude
inputs will need their most significant bit separated into a new input.
Twos complement signed numbers will similarly need their most sig-
nificant bit separated into a new input. If the inputs to A′ and B′ now
differ, the fewest number of new inputs are created such that no bit
splicing occurs in the two designs. A formal verification using stan-
dard tools will then be performed between A and A′ as well as between
B and B′. If either of these fail then the method is not applicable to
the given verification.
• Create a DFG from A′ and B′, apply Algorithm 4.5 to each DFG. The
inputs which have been labeled as P on both DFGs are then defined
as polynomial.
• For each polynomial input with width wj compute, where n is the
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maximum output width:
λj = min (wj , dlog2 (SF (2n))e)
Note that SF (2n) can be efficiently calculated via equation (3.1) on
page 75 from the preliminaries chapter:
SF (2k) = min {n : n−Hamm(n) ≥ k}
• Create designs A′′ and B′′ which are identical to A′ and B′ except for
the fact that the polynomial inputs are reduced in size to their cor-
responding width λj . If the verification between A
′′ and B′′ succeeds
then the designs A and B are formally equivalent, otherwise they are
not.
Completing the example introduced in equation (4.14), consider designs A
and B:
Design A Design B
t0[16 : 0] = c[15 : 0] + 1 t0[16 : 0] = c[15 : 0] + 1
t1[31 : 0] = b[15 : 0]− t0 t1[31 : 0] = d[15 : 0] << c[15 : 0]
t2[31 : 0] = d[15 : 0] << t0 t2[31 : 0] = a[15 : 0]b[15 : 0]
t3[31 : 0] = a[15 : 0]t1 t3[31 : 0] = a[15 : 0]t0
y[31 : 0] = t3 + t2 y[31 : 0] = t2− t3 + 2t1
The derived designs A′ and B′ are:
Design A′ Design B′
t0[31 : 0] = c+ 1 t0[31 : 0] = c+ 1
t1[31 : 0] = b− t0 t1[31 : 0] = d << c
t2[31 : 0] = d << t0 t2[31 : 0] = ab
t3[31 : 0] = at1 t3[31 : 0] = at0
y[31 : 0] = t3 + t2 y[31 : 0] = t2− t3 + 2t1
The DFG of A′ can be found in Figure 4.3. By applying Algorithm 4.5 to
the DFG the polynomial inputs were found to be a, b and d. The output
bit width in this case is 32 so it is required to compute SF (232). Recall
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Now deriving the designs with reduced bit width, A′′ and B′′:
Design A′′ Design B′′
t0[31 : 0] = c[15 : 0] + 1 t0[31 : 0] = c[15 : 0] + 1
t1[31 : 0] = b[5 : 0]− t0 t1[31 : 0] = d[5 : 0] << c[15 : 0]
t2[31 : 0] = d[5 : 0] << t0 t2[31 : 0] = a[5 : 0]b[5 : 0]
t3[31 : 0] = a[5 : 0]t1 t3[31 : 0] = a[5 : 0]t0
y[31 : 0] = t3 + t2 y[31 : 0] = t2− t3 + 2t1
Formally verifying A′′ against B′′ is a much simpler verification than A




The overall flow presented in Section 4.5 provides an algorithm for opti-
mising the implementation of a mutually exclusive set of polynomials. The
process requires standard operations in computer algebra such as expansion
of polynomials with respect to a particular monomial ordering, Gro¨bner
basis calculation, factorisation and reduction modulo an ideal. These oper-
ations have been discussed in Chapter 3 and can be phrased in a computer
algebra system such as [43]. In addition to these operations the solution
of an integer program is required, this can be phrased and solved using a
tool such as [165]. The flow can thus be made fully automatic, however the
engineering effort required is beyond the scope of this thesis. In light of
this, the experiments performed necessitated the selection of only a small
number of examples.
This section demonstrates that the benefits seen in the motivating exam-
ple in Section 4.2 are not restricted to one example and that the proposed
flow offers considerable area reduction benefits in a variety of other cases.
To demonstrate the efficacy of the flow, examples that target the individ-
ual techniques that contribute to the flow were created as well as general
examples which illustrate the impact of the entire flow.
The technique used to compare the effects of the transformations was to
take the pre and post optimised designs and perform logic synthesis using
Synopsys Design Compiler 2012.06-SP2 [162] in ultra mode using the TSMC
40nm library Tcbn40lpbwp. The synthesis tool was requested to synthesise
the designs to achieve different delays. By applying Boolean optimization
techniques and utilizing different standard cells, Design Compiler seeks the
design with smallest area that meets the required delay. Thus the full delay
and area trade off of the various designs can be seen. These curves are
generally monotonically decreasing in nature, as for a larger delay the tool
has more freedom to minimise the area cost, the points with smallest delay
will have the largest area. For each experiment, the formal verification of
the transformation was performed with leading industry tools as well as by
using the technique put forward in Section 4.6 and runtimes are reported.
The integer program was solved using Synopsys Hector [165] and where
appropriate the runtimes of the integer program are also presented. The
data inputs for all these benchmarks are unsigned 16 bit variables.
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First consider the motivating example of Section 4.2, the optimisation
presented there attempted to make the cost of implementing a set of mutu-
ally exclusive SOPs close to that of AB +C. The area-delay curves for the
pre and post optimised design as well as AB+C can be found in Figure 4.8.
The optimised design m5 exhibits a maximum area reduction of 68% over
the original and approaches the implementation cost of AB+C which is up
to 75% smaller. Thus the optimisation approaches its goal of mitigating the
costs incurred by the introduction of mutually exclusive polynomials and
optional negations.
Figure 4.8.: Area-Delay curves for m1, m5 and AB+C which forms a lower
bound on achievable area.
4.7.1. Control Logic Minimisation Experiments
In this section, a selection of designs is considered which are designed to
stress and illustrate the impact of the control logic minimisation technique
presented in this chapter. Designs which highlight the effect of control logic
minimisation are designs where the pi are identical up to reordering in their
117
terms and products. An example of such a design as is follows:
y1,0 = (s == 0)? ab+ cd+ ef + gh :
(s == 1)? bc+ de+ fg + ha :
(s == 2)? cd+ ef + gh+ ab :
(s == 3)? de+ fg + ha+ bc :
(s == 4)? ef + gh+ ab+ cd :
(s == 5)? fg + ha+ bc+ de :
(s == 6)? gh+ ab+ cd+ ef :
ha+ bc+ de+ fg (4.17)
Merging all these polynomials together without performing the control logic
minimisation results in the following design:
a′ = (s == 0)?a : (s == 1)?b : (s == 2)?c : . . . (s == 6)?g : h
b′ = (s == 0)?b : (s == 1)?c : (s == 2)?d : . . . (s == 6)?h : a
. . .
h′ = (s == 0)?h : (s == 1)?a : (s == 2)?b : . . . (s == 6)?f : g
y1,1 = a
′b′ + c′d′ + e′f ′ + g′h′
However each of the mutually exclusive polynomials contains a permutation
of the input variables, which has the implication that there are really only
two mutually exclusive polynomials present and thus the design is essentially
only of the following form:
s0? cb+ ed+ gf + ah : ab+ cd+ ef + gh
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As such, after applying the control logic minimisation the flow presented in
Section 4.5 the result is as follows:
x˜1 = s0?c : a
x˜2 = s0?e : c
x˜3 = s0?g : e
x˜4 = s0?a : g
y1,2 = x˜1b+ x˜2d+ x˜3f + x˜4h
This provides the most dramatic illustration of the reduction in muxing
provided by the control logic minimisation technique. Using a random as-
signment of variables a to h in the example found in equation (4.17) can
provide further examples of the potential benefit of the control logic min-
imisation. The following two designs have random variable assignments:
y2,0 = (s == 0)? ec+ hh+ dg + ae :
(s == 1)? ef + dg + he+ af :
(s == 2)? ba+ af + ce+ bg :
(s == 3)? df + ce+ ad+ ea :
(s == 4)? cb+ hh+ fe+ fb :
(s == 5)? he+ cg + ag + ad :
(s == 6)? bg + bb+ af + gf :
fh+ bg + ag + da
y3,0 = (s == 0)? fe+ ca+ ah+ gb :
(s == 1)? cg + dc+ gc+ hg :
(s == 2)? gd+ fa+ ga+ ef :
(s == 3)? hd+ ha+ db+ gh :
(s == 4)? bf + cb+ fg + db :
(s == 5)? af + ga+ eb+ af :
(s == 6)? hd+ ba+ fd+ bg :
gh+ hg + eb+ ce
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Merging these polynomials together without and with applying the control
logic minimisation technique results in designs y2,1 and y2,2 respectively
from the first random assignment and y3,1, y3,2 for the second.
a′ = (s == 0)?e : (s == 1)?e : (s == 2)?b : . . . (s == 6)?b : f
b′ = (s == 0)?c : (s == 1)?f : (s == 2)?a : . . . (s == 6)?g : h
. . .
h′ = (s == 0)?e : (s == 1)?f : (s == 2)?g : . . . (s == 6)?f : a
y2,1 = a
′b′ + c′d′ + e′f ′ + g′h′
a′ =(s == 0)?h : (s == 1)?f : (s == 2)?f : (s == 3)?d :
(s == 4)?h : (s == 5)?d : (s == 6)?f : d
b′ =(s == 0)?h : (s == 1)?a : (s == 2)?a : (s == 3)?a :
(s == 4)?h : (s == 5)?a : (s == 6)?a : a
c′ =(s == 0)?d : (s == 1)?d : (s == 2)?b : (s == 3)?d :
(s == 4)?b : (s == 5)?c : (s == 6)?b : b
d′ =(s == 0)?g : (s == 1)?g : (s == 2)?g : (s == 3)?f :
(s == 4)?f : (s == 5)?g : (s == 6)?g : g
e′ =(s == 0)?e : (s == 1)?e : (s == 2)?e : (s == 3)?e :
(s == 4)?b : (s == 5)?e : (s == 6)?b : f
f ′ =(s == 0)?c : (s == 1)?h : (s == 2)?c : (s == 3)?c :
(s == 4)?c : (s == 5)?h : (s == 6)?b : h
g′ =(s == 0)?e : (s == 1)?e : (s == 2)?b : (s == 3)?e :
(s == 4)?e : (s == 5)?g : (s == 6)?g : g
h′ =(s == 0)?a : (s == 1)?f : (s == 2)?a : (s == 3)?a :
(s == 4)?f : (s == 5)?a : (s == 6)?f : a
y2,2 =a
′b′ + c′d′ + e′f ′ + g′h′
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a′ = (s == 0)?f : (s == 1)?c : (s == 2)?g : . . . (s == 6)?h : g
b′ = (s == 0)?e : (s == 1)?g : (s == 2)?d : . . . (s == 6)?d : h
. . .
h′ = (s == 0)?b : (s == 1)?g : (s == 2)?f : . . . (s == 6)?g : e
y3,1 = a
′b′ + c′d′ + e′f ′ + g′h′
a′ =(s == 0)?h : (s == 1)?g : (s == 2)?g : (s == 3)?h :
(s == 4)?b : (s == 5)?g : (s == 6)?b : g
b′ =(s == 0)?a : (s == 1)?c : (s == 2)?a : (s == 3)?a :
(s == 4)?c : (s == 5)?a : (s == 6)?a : h
c′ =(s == 0)?g : (s == 1)?g : (s == 2)?g : (s == 3)?g :
(s == 4)?f : (s == 5)?f : (s == 6)?g : g
d′ =(s == 0)?b : (s == 1)?h : (s == 2)?d : (s == 3)?h :
(s == 4)?b : (s == 5)?a : (s == 6)?b : h
e′ =(s == 0)?c : (s == 1)?c : (s == 2)?f : (s == 3)?h :
(s == 4)?f : (s == 5)?f : (s == 6)?h : c
f ′ =(s == 0)?a : (s == 1)?d : (s == 2)?a : (s == 3)?d :
(s == 4)?g : (s == 5)?a : (s == 6)?d : e
g′ =(s == 0)?e : (s == 1)?g : (s == 2)?e : (s == 3)?d :
(s == 4)?d : (s == 5)?e : (s == 6)?d : e
h′ =(s == 0)?f : (s == 1)?c : (s == 2)?f : (s == 3)?b :
(s == 4)?b : (s == 5)?b : (s == 6)?f : b
y3,2 =a
′b′ + c′d′ + e′f ′ + g′h′
The area-delay curves for each of these three designs, with and without the
application of the control logic minimisation can be found in Figures 4.9,
4.10 and 4.11. Where Figure 4.9 compares designs y1,1 and y1,2, Figure 4.10
compares designs y2,1 and y2,2 and Figure 4.11 compares designs y3,1 and
y3,2.
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Figure 4.9.: Area-Delay curves for y1,1 and y1,2.
Figure 4.10.: Area-Delay curves for y2,1 and y2,2.
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Figure 4.11.: Area-Delay curves for y3,1 and y3,2.
These figures demonstrate that the permutation example first introduced
with area-delay curves as found in Figure 4.9 demonstrate a 13% speed
improvement as well as an area reduction of between 18 and 32%. Figures
4.10 and 4.11 derive from random variable allocation and, as a result, the
area benefit is not as pronounced with a percentage area decrease of between
6 and 16% in both cases. The integer program takes order of minutes to
complete these optimisations as seen from Table 4.2.
The optimality of the integer program and the strict minimisation of the
associated muxing logic that results means that the control logic minimisa-
tion technique presented will always contribute to a reduction in hardware
implementation costs. These experiments have shown that in isolation these
benefits alone can be up to 32% in magnitude.
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4.7.2. Optional Negation Experiments
One of the crucial optimisations presented in Section 4.4 was how to perform
the optional negation of a polynomial:
s? − p : p = (p− s)⊕ s
To demonstrate the efficacy of this optimisation consider the following de-
signs where it is required to implement either a polynomial or its negation:
y1 = s?− ab : ab = (ab− s)⊕ s
y2 = s?− ab− cd : ab+ cd = (ab+ cd− s)⊕ s
y3 = s?− ab− cd− ef : ab+ cd+ ef = (ab+ cd+ ef − s)⊕ s
y4 = s?− ab− cd− ef − gh : ab+ cd+ ef + gh
= (ab+ cd+ ef + gh− s)⊕ s
Synthesis of these designs establishes the benefits of the optimisation with
respect to the size of the polynomial in question. The area-delay curves
for each of the designs with and without the optimisation can be found in
Figures 4.12, 4.13, 4.14 and 4.15.
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Figure 4.12.: Area-Delay curves for y1 pre and post the optimisation.
Figure 4.13.: Area-Delay curves for y2 pre and post the optimisation.
125
Figure 4.14.: Area-Delay curves for y3 pre and post the optimisation.
Figure 4.15.: Area-Delay curves for y4 pre and post the optimisation.
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These figures show that as the complexity of the polynomial grows, in this
case, the maximum area reduction percentage decreases as follows: 55%,
44%, 36% and 17% respectively. This particular optimisation more than
halves the area of an optional negating multiplication, but whose efficacy
diminishes for larger polynomials.
To explore the benefit of the entire approach to optional negation found
within Section 4.4 consider the following design where the only difference
between the pi is the sign of the addends:
y5 = (s == 0)? ab+ cd+ ef + gh :
(s == 1)? ab+ cd+ ef − gh :
(s == 2)? ab+ cd− ef + gh :
(s == 3)? ab+ cd− ef − gh :
(s == 4)? ab− cd+ ef + gh :
(s == 5)? ab− cd+ ef − gh :
(s == 6)? ab− cd− ef + gh :
(s == 7)? ab− cd− ef − gh :
(s == 8)? − ab+ cd+ ef + gh :
(s == 9)? − ab+ cd+ ef − gh :
(s == 10)? − ab+ cd− ef + gh :
(s == 11)? − ab+ cd− ef − gh :
(s == 12)? − ab− cd+ ef + gh :
(s == 13)? − ab− cd+ ef − gh :
(s == 14)? − ab− cd− ef + gh :
− ab− cd− ef − gh
These polynomials only differ in their signs and thus optimising this design
should demonstrate the sole benefits of the optional negation procedure.
Applying the technique put forward in Section 4.4 results in the following
design:
(ab+ (c⊕ (s2 ⊕ s3) + (s2 ⊕ s3))d+ (e⊕ (s1 ⊕ s3) + (s1 ⊕ s3))f
+ (g ⊕ (s0 ⊕ s3) + (s0 ⊕ s3))h− s3)⊕ s3
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The area-delay curves for y5 and its optimisation can be found in Figure
4.16. This particular optimisation exhibits an area improvement ranging
between 37–76%. This technique seeks to fold any optional negations into
a single polynomial with the intent that limited overhead is observed, the
experiments shown here lends weight to the idea that this optimisation will
always lead to an improvement in the hardware implementation costs.
Figure 4.16.: Area-Delay curves for y5 pre and post the optimisation.
4.7.3. General Experiments
The previous two sections have provided point examples that stress ele-
ments of the overall flow. Elements of these experiments can be promoted
to examples of the overall flow. In addition, the occurrence of mutually
exclusive polynomials naturally occur in ALUs so we consider ALU inspired
examples. The first will be that of standard ALU operations such as mul-
tiplication and multiply-add with the various possible negations. Higher
order polynomials naturally occur in linear algebra applications where de-
terminants are commonly calculated, a second example will be of computing
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a mutually exclusive set of common determinants.
Section 4.7.1 provided insight into the efficacy of control logic minimisa-
tion. The three experiments performed in that section compared different
selection logic strategies, the benefits of the full optimisation flow can be
seen by comparing designs y1,0 with y1,2, y2,0 with y2,2 and y3,0 with y3,2.
The area-delay curves for these comparisons can be found in Figures 4.17,
4.18 and 4.19 respectively.
Figure 4.17.: Area-Delay curves for y1,0 and y1,2.
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Figure 4.18.: Area-Delay curves for y2,0 and y2,2.
Figure 4.19.: Area-Delay curves for y3,0 and y3,2.
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These benchmarks exhibit a maximum percentage area reduction of 47%,
77% and 79% respectively. The first of these results can be explained by
noting that, essentially, design y1,0 consists of only two different polynomials
which design y1,2 merges together. However, the other two designs consist of
eight essentially different polynomials, which without performing the merg-
ing into a single polynomial along with careful control logic minimisation
presented in this chapter results in this near five fold area increase.
The experiments presented in the previous Section 4.7.2 are examples of
the full flow but are constructed such that the control logic minimisation is
trivial. In addition to the experiments of the previous two sections which
highlighted particular features of the flow, two additional examples have
been considered. The following benchmark typifies an integer ALU when
combined with modifiers for optional negation of inputs and outputs:
y6,0 = (s == 0)? ab :
(s == 1)? − ab :
(s == 2)? c :
(s == 3)? − c :
(s == 4)? ab+ c :
(s == 5)? ab− c :
(s == 6)? − ab+ c : −ab− c
The following benchmark combines a set of typical determinants required
for linear algebra operations including 3D determinant, triangle area and
Vandermonde determinants:






















The runtimes of the integer program when applying the optimisation flow
to these benchmarks can be found Table 4.3 demonstrating that these take
order of minutes to run. The number of variables in these integer programs
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is the product of the number of mutually exclusive polynomials m and the
maximum of the sum of the total degrees of the polynomials. The number of
constraints is the product of the number of mutually exclusive polynomials
m and the maximum of the number of terms in the polynomials. It is
expected that typical applications of the procedure will have the number of
variables and constraints bounded above by 100 and the off-the-shelf use of
SMT solvers will be viable in the solution of the associated integer programs.
The results of applying the optimisations are y6,1 and y7,1 and are as
follows:
x˜1 = (s == 2)?0 : (s == 3)?0 : a
x˜2 = (s == 0)?0 : (s == 1)?0 : c
S1[0] = s0 + s1 − s1s0 − s2s0 + s2s1s0
S2[0] = s1 − s1s0 + s2s0 − s2s1s0
opnegx = x˜2 ⊕ S2
y6,1 = (bx˜1 + opnegx+ S2 − S1)⊕ S1
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x˜1 = (s == 3)?c : 1 x˜2 = (s == 0)?g : (s == 1)?1 : a
x˜3 = (s == 0)?e : (s == 1)?e : c x˜4 = (s == 0)?g : b
x˜5 = (s == 0)?b : (s == 3)?b : 1 x˜6 = (s == 0)?f : (s == 1)?f : a
x˜7 = (s == 0)?1 : (s == 1)?1 : b x˜8 = (s == 0)?1 : (s == 1)?1 : c
x˜9 = (s == 0)?d : (s == 1)?d : c x˜10 = (s == 0)?i : (s == 3)?c : 1
x˜11 = (s == 0)?f : (s == 1)?f : c x˜12 = (s == 3)?a : 1
x˜13 = (s == 0)?h : (s == 1)?1 : a x˜14 = (s == 0)?e : (s == 1)?e : b
x˜15 = (s == 0)?1 : (s == 1)?1 : a x˜16 = (s == 0)?a : (s == 3)?a : 1
x˜17 = (s == 0)?i : a x˜18 = (s == 0)?d : (s == 1)?d : b
x˜19 = (s == 0)?1 : (s == 1)?1 : b x˜20 = (s == 0)?h : (s == 3)?b : 1
S1 = s1 S2 = 1− s1 S3 = s1
opnegx2 = x˜1 ⊕ S2
opnegx3 = x˜4 ⊕ S3
y7,1 = ((opnegx2 + S2)x˜2x˜3c+ (opnegx3 + S3)x˜5x˜6x˜7 − x˜8x˜9x˜10b
−x˜11x˜12x˜13a+ x˜14x˜15x˜16x˜17 + x˜18x˜19x˜20c− S1)⊕ S1
The area-delay curves for these designs can be found in Figures 4.20 and
4.21.
Figure 4.20.: Area-Delay curves for y6,0 and y6,1.
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Figure 4.21.: Area-Delay curves for y7,0 and y7,1.
Figure 4.20 shows an area benefit of 49-69% as well as a minimum delay
11% smaller for the optimised design. Figure 4.21 demonstrates a pro-
nounced speed benefit with a 16% minimum delay improvement, a region
where an area advantage of 16% can be observed and for large delays the
result of the proposed flow actually produces an area degradation. A pos-
sible reason for this negative result is that the proposed flow has merged
monomials of the form abc, ab, ab2 and ab3 into one monomial of the form
abcd. However it is possible to implement each of the original monomials
with a lower hardware implementation cost than abcd, due to the fact that
simplified partial product arrays can be constructed for terms of the form
xn. For this reason, multiplicity within the monomials within the mutually
exclusive polynomials it is required to implement, may render the proposed
flow inappropriate. A summary of the percentage area benefits of the pro-
posed flow for all of the experiments can be found in Table 4.4.
Although the general effectiveness of the proposed flow cannot be inferred
from the few examples presented in this section, the results presented are
encouraging. The control logic minimisation is optimal to the extent that
it achieves the fewest multiplexors for the architecture considered. The use
of the identity (−1)sx = (x− s)⊕ s in combination with the knowledge of
the arithmetic SOP construction, achieves optional negation through the
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introduction of a single bit into the partial product array and a non critical
XORing of the output. Thus it is possible to achieve optional negation
with minimal hardware implementation cost impact. For these reasons, it
is expected that the proposed flow will provide benefits in the general case.
4.7.4. Formal Verification Experiments
Formal verifications of all the designs used for the experiments was at-
tempted, firstly using the word level equivalence checker [165] with and
without the flow described in Section 4.6. The results can be found in Ta-
ble 4.5 which were run on a 1.86 GHz Intel Xeon R© machine with 4 GB of
memory running Linux. These results demonstrate that the proposed tech-
nique can render intractable problems tractable and improve runtimes by
up to 95%.
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Table 4.5.: Formal Verification Runtimes.
Benchmark Standard Runtime (s) Runtime with
Proposed Flow (s)
m5 inconclusive after 24 hours 2
y1,2 inconclusive after 24 hours 5
y2,2 inconclusive after 24 hours 11





y5 inconclusive after 24 hours 2884
y6,1 374 18
y7,1 inconclusive after 24 hours 105
In conclusion, this chapter has presented a technique for the optimisation
of the implementation of a set of mutually exclusive polynomials with integer
coefficients as well as a method for proving formal correctness. Experiments
have shown that implementing the optimisation requires minutes of runtime
for the required integer program, consistent and considerable area reduction
benefits of up to 79% and formal verifications which, once intractable, are
now provable within seconds.
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5. Lossy Fixed-Point Components
Once it is impractical for the precision of components to grow to accom-
modate the full accuracy of calculations, a certain amount of precision and
accuracy must be lost in intermediate calculations. This is achieved by some
type of rounding. If the infinitely precise answer x is representable in the
new precision then rounding should return this correct answer. Otherwise
x lies between two closest representable values, say y1 and y2:
y1 < x < y2
Typical rounding modes include:
• Round Towards Zero (RTZ) — x is rounded towards whichever of y1
or y2 is closer to zero. For example, if x > 0, fixed-point and rounding
was to whole integers then x would be rounded to bxc.
• Round To Nearest, Ties to Even (RTE) — this rounding mode rounds
to the nearer of y1 and y2. If x is exactly halfway between y1 and y2,
rounding is to the value which is even.
• Faithful Rounding (FR) — this rounding mode permits the rounding
of x to return either y1 or y2. This freedom means that functionally
different designs may all be faithfully rounded. For example, RTZ and
RTE can be viewed as examples of valid faithful rounding schemes.
Implementing these rounding modes will come with different implementa-
tion costs. Given that RTZ and RTE are examples of faithful rounding,
an implementation of a faithful rounding scheme should be no worse in
terms of cost than RTZ or RTE. In fact, the freedom provided by faithful
rounding can provide significant gains in hardware implementation costs.
Correct rounding, such as RTE and RTZ is not always necessary and in
such cases faithful rounding can provide benefits. This chapter describes
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the creation of faithfully rounded or lossy components which could be used
in the implementation of fixed-point polynomials with rational coefficients.
The components of interest are:
• Faithfully Rounded Integer Multiplication
• Faithfully Rounded Multioperand Addition
• Faithfully Rounded Constant Division
The architectures for all of these will be fully parallel ones, involving the
summation of some partial product array. Consider designing a faithfully
rounded integer multiplier with two 32 bit inputs, if it is not known a priori
whether the design is faithfully rounded or not, it will require testing. This
would mean 264 simulations, which is infeasible. (There has even been re-
search into how to perform the exhaustive simulation of faithfully rounded
multipliers efficiently [177].) Given that this is just one instance of the archi-
tecture, testing all the potential vectors for all the multiplier sizes that users
may want is completely infeasible. Thus faithfully rounded components, if
they are to be used reliably, must be correct by construction and ready to
be used as an off-the-shelf component. To enable industry adoption of these
components, they must fit into a standard synthesis flow, to this end the
architectures need to be directly embeddable in HDL and appropriate to
then be synthesised with industry standard logic synthesis tools. Having
made a faithfully rounded component, a natural question is whether or not
the architecture can be maintained but the internal parameters tweaked
to further reduce implementation cost (for example, removing more par-
tial product bits from the array while still maintaining faithful rounding).
The components that follow answer this question by providing conditions
for faithful rounding which are not only sufficient but also necessary. Thus
these components are not only faithfully rounded but moreover, given their
architecture, there are no better components. Thus the sections that fol-
low are necessarily entirely analytic and error bounds presented are proven
to be tight. This chapter continues with Section 5.1 on integer multipli-
cation, Section 5.2 on multioperand addition and Section 5.3 on constant
division and concludes with a method by which these lossy components can
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Figure 5.1.: Structure of AND Array Multiplier Truncation Schemes.
5.1. Integer Multiplication
Lossy multipliers can be constructed by one of a variety of truncation
schemes, this is where a number of partial product bits are removed from
the multiplier array and some form of compensation is then performed [145],
[134], [97], [90], [146] and [136]. In this section, truncation schemes are first
introduced and then how guaranteed faithfully rounded multipliers can be
constructed. Finally, to demonstrate the tightness of the error bound, the
input vectors which give rise to the worse case error are shown.
5.1.1. Background on Truncation Multiplier Schemes
The structure of the majority of truncated multiplication schemes of two n
by n bit inputs a and b producing an n bit output y is as follows. First,
truncate the multiplier array by removing the value contained in the least
significant k columns, denoted val(4k), prior to the addition of the partial
products [145]. Second, a hardware-efficient function of the two multipli-
cands f(a, b) is then introduced as compensation into column k. Once the
resultant array is summed, a further n−k columns are truncated, the result
is then the approximation to the multiplication. The structure of the gen-
eral multiplier truncation scheme is shown in Figure 5.1, the array in the
figure is that of a traditional AND array multiplier. The underlying array
may of course differ in structure, ranging from Booth arrays of various radix
to squarer arrays and constant multiplication, etc [49]. Truncations of the
AND array are first explored before exploring other array types.
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The scheme may be summarised algebraically:
y = 2n
⌊
ab+ 2kf(a, b)− val(4k)
2n
⌋
a, b, n, k ∈ Z+ (5.1)
The error, compared to the precise answer, introduced by doing so is
ε = ab− 2n
⌊









+ val(4k)− 2kf(a, b)
ε = T + val(4k)− 2kf(a, b)
where T =
(
ab+ 2kf(a, b)− val(4k)
)
mod 2n. A design that exhibits
faithful rounding is one such that:
∀a, b |ε| < 2n
Note that if the correct answer is exactly representable, which occurs when
the lower n bits of the multiplier result are all zero, then this perfect an-
swer must be returned by a faithfully rounded scheme, otherwise |ε| ≥ 2n.
Early truncation schemes considered f(a, b) being constant [145] and [95],
referred to as Constant Correction Truncated schemes (CCT). Following
these, the proposal to make f(a, b) a function of a and b appeared, termed
Variable Correction Truncation (VCT) where the most significant column
that is truncated is used as the compensating value for f(a, b) [97]. A hy-
brid between CCT and column promoting VCT has been proposed which
only uses some of the partial product bits of the promoted column, termed
Hybrid Correction Truncation [156]. Arbitrary functions of the most signif-
icant truncated column have been considered along with their linearisation;
one of these linearisations requires promoting all but the four most extreme
partial products bits and adding a constant, called LMS truncation due to
the fact it targets the least mean square error [135] and [136]. Forming
approximations to the carries produced by the summation of 4k has also
been put forward, termed carry prediction [120].
For Booth arrays, typically radix-4, their truncation history followed a
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similar path to that of the AND arrays, first following a CCT type trunca-
tion [92] and column promotion [91]. Exhaustive simulation of the truncated
part of the Booth array was used to design compensation circuitry based
upon the conditional expectation of the error [80], or in order to construct
Karnaugh maps of the ideal correction [24]. Recent work has focused on
purely analytic techniques for computing the expected errors [108], [23].
Truncated arrays also have been considered for squarers, radix-4 and 16
and Booth squarer arrays [64], [39], [25]. Truncated arrays that perform
multiplication by a fixed constant have been considered in [96] and [137],
the former requiring exhaustive simulation in order to establish the trunca-
tion scheme and the latter performing analytic calculations to establish the
optimal linear compensation factor that minimises the mean square error.
In terms of applications, DSP has been the main focus area but they also
appear in creating floating-point multipliers where a one unit in the last
place (ulp) accuracy is permitted [178]. The evaluation of transcendental
functions has also been considered, utilising truncated multipliers as well as
truncated squarers [66].
In general, given the focus has been on DSP applications, second order
statistics of the error have been important. New truncation schemes often
require exhaustive simulation as part of their construction or their valida-
tion. In advanced compensation schemes such as [120], it is commented
that it is difficult to know what kind of error is being generated and while
exhaustive searches were conducted for n ≤ 8, for sizes above this, the only
option was to resort to random test vectors. In [159], finding the best com-
pensation function requires searching a space exponential in n and is only
feasible for n < 13. Further the schemes either find compensating functions
heuristically or attempt to minimise the average absolute error or mean
square error.
Research looking at the absolute maximum error is less common. In
[26] bounds for a truncated Booth radix-4 array are created. Truncated
multipliers have been designed to minimise second order error [65], and
their maximum absolute error has been bounded. An explicit attempt to
create faithfully rounded multipliers, constructed by truncating, deleting
and rounding the multiplication during the array construction, reduction
and final integer addition can be found in [101].
Leading synthesis tools are extremely efficient at performing the sum-
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mation of an arbitrary number of summands by avoiding expensive carry-
propagations and using redundant representations such as carry-save [182].
The array reduction is context-driven, depending on the timing and area
constraints and standard cell libraries in use. Access to the array reduction
or carry-save redundant signals is not possible from within the HDL code.
Creating HDL code which explicitly states which compressor cells to use
(full-adders, 4-to-2 compressors, etc.) in order to gain access to the inter-
mediate redundant representation will lack the timing and context driven
reduction achievable by the synthesis tool and will thus produce lower qual-
ity results. For these reasons the approach of [101] is not considered as a
viable option, as it modifies the multiplier array reduction directly and re-
quires access to intermediate carry-save signals. The only tight error bound
held within the literature is for the LMS schemes [65] and [63]. The aim is
to construct a variety of faithfully rounded truncated multipliers for a range
of schemes found within the literature and to compare their synthesis prop-
erties. Truncated AND arrays are first considered, as these are invariably
commutative, this is then followed by a consideration of other array types.
CCT, VCT and LMS Multiplier Truncation
CCT uses a single constant C as the compensating function f(a, b), as first
put forward in [145], so in this case:
fCCT (a, b) =C
Column promoting truncated multiplication (VCT) takes f(a, b) to be the
most significant column of4k (denoted colk−1) as put forward in [97], [178]:
fV CT (a, b) = C + colk−1
The LMS scheme, as put forward in Section 8 of [135], promotes the interior
of colk−1 into colk leaving the extreme four partial products bits and adding
a constant one into column n − 1. This can be represented algebraically











(a0bk−1 + a1bk−2 + ak−2b1 + ak−1b0)
5.1.2. Constructing Faithfully Rounded Multipliers
The literature on the analytic error properties of truncated multipliers is
limited with simulation typically being used to establish correctness. Pro-
ducing code for a faithfully rounded multiplier, using a truncated multiplier
architecture, with a parameterisable input bit width is beyond the state
of the art. In this section we present the analytic necessary and sufficient
conditions for the faithful rounding of the CCT, VCT and LMS multiplier
truncation schemes. This enables us to present how multipliers can be con-
structed which are known, a priori, to be faithfully rounded.
Necessary and Sufficient Conditions for CCT Faithful Rounding
In the case of CCT the error is:
εCCT = T + val(4k)− 2kC
Bounding CCT Error
Now T is the result of the summation in columns n − 1 down to k, so its
smallest value is 0 and its largest 2n − 2k hence there exists the bound
0 ≤ T ≤ 2n − 2k. Now 4k can be full of zeros when ak−1:0 = bk−1:0 = 0
(where ak−1:0 denotes the bits of a in columns k − 1 down to 0) and full of
ones when ak−1:0 = bk−1:0 = 2k − 1, hence:
0 ≤ val(4k) ≤
k−1∑
i=0
(2k − 2i) = (k − 1)2k + 1
So an initial bound on εCCT becomes:
−C2k ≤ εCCT ≤ 2n − (C − k + 2)2k + 1 (5.2)
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The important question is whether or not there exist values for a and b
where T and val(4k) can simultaneously achieve their lower/upper bound.
The next section proves that this is possible and, hence, that this initial
bound is, in fact, tight.
CCT Error Bounds are Attained
The lower bound is achieved when T = val(4k) = 0. Consider the case








T2−k − C = (2an−1:k+1 + 1) b mod 2n−k
Now 2an−1:k+1 + 1 is odd, hence coprime to 2n−k, hence, regardless of the
value of C, values of a and b can always be found such that any given T can
be achieved when val(4k) is minimal.
The upper bound is achieved when T and val(4k) are both maximal. In
the case when ak−1:0 = bk−1:0 = 2k − 1:
T =
((
an−1:k2k + 2k − 1
)(









− C − 2k + k + 1
= bn−1:k
(
an−1:k2k + 2k − 1
)
mod 2n−k
Now an−1:k2k + 2k−1 is odd hence coprime to 2n−k hence, regardless of the
value of C, values of an−1:k and bn−1:k can always be found such that any
given T can be achieved when val(4k) is maximal.
The CCT Theorem
Given the error bounds are tight, the necessary and sufficient conditions
for the CCT scheme to be faithfully rounded can be derived from equation
(5.2). This allows us to present our CCT theorem:
Theorem 5.1.1 The CCT Theorem
The necessary and sufficient condition for the CCT scheme to be faithfully
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rounded is:
|εCCT | < 2n ⇐⇒ 2n−k > C > k − 2
Necessary and Sufficient Conditions for VCT Faithful Rounding
In the case of VCT the error is:
εV CT = T + val(4k)− 2kcolk−1 − 2kC
Providing tight bounds for µ = val(4k)− 2kcolk−1 is dealt with first.
Bounding Maximum VCT µ Error
Exhaustive simulation for small k show particular forms for 4k when µ is
maximal. When k is odd, e.g. 7 these forms are:
0 1 0 1 0 1 1 0 0 1 0 1 0 1
0 0 0 0 0 0 0 1 0 1 0 1
0 1 0 1 1 0 0 0 0 0
0 0 0 0 0 1 0 1
0 1 1 0 0 0
0 0 0 1
0 0
When k is even, e.g. 8 these forms are:
0 1 0 1 0 1 0 1 0 0 1 0 1 0 1 1
0 0 0 0 0 0 0 0 1 0 1 0 1 1
0 1 0 1 0 1 0 0 0 0 0 0
0 0 0 0 0 0 1 0 1 1
0 1 0 1 0 0 0 0
0 0 0 0 1 1
0 1 0 0
0 0
These simulations motivated our first VCT theorem:
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Theorem 5.1.2 The VCT Maximal Theorem
µ = val(4k)− 2kcolk−1
is maximal
⇐⇒ colk−1 = 0 and
colk−2 is alternating
Proof:
• µ(a0, bk−1) = a0(−2k−1bk−1 + bk−2:0) + const. Maximising µ over a0
and bk−1 gives a0 = 1, bk−1 = 0 and bk−2:0 > 0. A symmetrical
argument gives rise to a0 = b0 = 1 and ak−1 = bk−1 = 0.
• µ(aj , bk−1−j) = −2k−1ajbk−1−j + 2jajbk−2−j:0 + 2k−1−jbk−1−jaj−1:0 +
const. Maximising µ over aj and bk−1−j given that a0 = b0 = 1 gives
rise to aj 6= bk−1−j and hence colk−1 = 0.
• Consider the case when there are two adjacent zeroes in colk−2 so
there is a location where:
aj−1bk−j aj−1bk−j−1 = 0 0
ajbk−j−1 ajbk−j−2 = 0 0
Assuming that aj 6= bk−1−j for all j and, by symmetry, it may be
assumed that aj−1 = 1. Solving the above equations means that
aj:j−1 =11 and bk−j:k−j−2=000. If aj:j−1 had been set to 01 and
bk−j:k−j−2 = 010 then µ would have been increased by:
2k−2 + 2k−j−1aj−2:0 − 2jbk−j−3:0
>2k−2 + 2k−j−1aj−2:0 − 2j(2k−j−2 − 1)
=2j + 2k−j−1aj−2:0 > 0
Hence when µ is maximal, adjacent zeroes never appear in colk−2.
• If adjacent ones were to appear in colk−2 then there would be a one
in column colk−1, which contradicts the fact that when µ is maximal
colk−1 = 0.
From these four observations it can be concluded that colk−1 = 0 and
colk−2 is an alternating binary sequence when µ is maximal. In fact these
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When k is even, the conditions imply:
ak−1:0 = bk−1:0 =
2k − 1
3
or ak−1:0 = bk−1:0 =
2k−1 + 1
3
After much arithmetic, from these cases the following tight upper bound on
µ can be derived:
µ ≤ (3k − 2)2
k−1 + (−1)k
9
Bounding Minimum VCT µ Error
Exhaustive simulation for small k shows particular forms for 4k when µ is
minimal. When k is odd, e.g. 7, these forms are:
1 0 1 0 1 0 1 1 1 0 1 0 1 1
0 0 0 0 0 0 1 0 1 0 1 1
1 0 1 0 1 0 0 0 0 0
0 0 0 0 1 0 1 1
1 0 1 0 0 0
0 0 1 1
1 1
When k is even, e.g. 8 these forms are:
1 0 1 0 1 0 1 1 1 1 0 1 0 1 0 1
0 0 0 0 0 0 0 1 0 1 0 1 0 1
1 0 1 0 1 1 0 0 0 0 0 0
0 0 0 0 0 1 0 1 0 1
1 0 1 1 0 0 0 0
0 0 0 1 0 1
1 1 0 0
1 1
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These simulations motivated our second VCT theorem:
The VCT Minimal Theorem
Theorem 5.1.3 The VCT Minimal Theorem
µ = val(4k)− 2kcolk−1
is minimal
⇐⇒ colk−1’s extremes are 1
colk−1’s interior alternates
Proof:
• If aj 6= bk−1−j and aj = 1 then µ can be decreased by 2k−1−j − bk−2−j:0 > 0
by setting bk−1−j = 1, hence µ is minimal implies aj = bk−1−j for all
j.
• If a0 = bk−1 = 0 then µ can be decreased by 2k−1 − bk−2:0 > 0 by
setting a0 = 1. Hence a0 = b0 = ak−1 = bk−1 = 1 and colk−1 begins
and ends with 1.





µ (a = x0x1...xm−1zp−1...z1z0yq−1...y1y0)
= f(z) + g(z)X + h(z)Y + γ(0)
where X = xm−1...x1x0/2m < 1
Y = yq−1...y1y0/2q < 1
It is now shown that various strings within a never occur:
• γ(010)− γ(000) = (X + Y )/2− 1 < 0 so ”000” never occurs
• γ(101)− γ(111) = −(X + Y ) < 0 when k > 3 so ”111” never occurs
• If ”1001” were feasible then γ(1001) ≤ γ(1010), γ(0101), γ(1011), γ(1101),
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this would imply
0 ≤ 1 +X − 4Y
0 ≤ 1 + Y − 4X
0 ≤ −1 +X + 2Y
0 ≤ −1 + Y + 2X
But the only solution to this is X = Y = 1/3 which is not possible
given that X and Y are finite binary numbers. Hence ”1001” never
occurs.
• If ”0110” were feasible then γ(0110) ≤ γ(0101), γ(1010), γ(0010), γ(0100),
this would imply
0 ≤ −2 + 4Y −X
0 ≤ −2 + 4X − Y
0 ≤ 2− 2X − Y
0 ≤ 2− 2Y −X
But the only solution to this is X = Y = 2/3 which is not possible
given that X and Y are finite binary numbers. Hence ”0110” never
occurs.
From these observations it can be concluded that the (k − 1)th column
begins and ends with 1 and that it has an alternating interior when µ is
minimal.
These two conditions heavily restrict a and b. When k is odd, these
conditions imply:
ak−1:0 = bk−1:0 =
2k+1 − 1
3
or ak−1:0 = bk−1:0 =
5× 2k−1 + 1
3
When k is even, a and b are unique (up to swapping):
ak−1:0 =






After much arithmetic, from these cases the following tight lower bound on
µ can be derived:




εV CT = T + µ− 2kC
Inserting the bounds for µ and knowing that 0 ≤ T ≤ 2n − 2k means:
εV CT
≥ −2k−1(3k+18C+7)+(−1)k9
≤ 2n + 2k−1(3k−18C−20)+(−1)k9
(5.3)
The important question is whether or not there exist values for a and b
where T and µ can simultaneously achieve their lower/upper bound. The
next section proves that this is possible and hence that this initial bound
is, in fact, tight.
VCT Error Bounds are Attained
The lower bound is achieved when T and val(4k) are both minimal. When
k is even, µ is minimised by setting ak−1:0 = (5× 2k−1 − 1)/3 and bk−1:0 =














T2−k − C − 5× 2












Now an−1:k2k + (5 × 2k−1 − 1)/3 is odd hence coprime to 2n−k hence, re-
gardless of the value of C, a and b can always be found such that any given
T can be achieved when µ is minimal and k is even. Similarly when k is odd
ak−1:0 = bk−1:0 = (2k+1−1)/3 or ak−1:0 = bk−1:0 = (5×2k−1 + 1)/3 and the
argument proceeds in an identical manner. It can therefore be concluded
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that regardless of the value of C values of a and b can always be found such
that any given T can be achieved when µ is minimal.
The upper bound is achieved when T and val(4k) are both maximal.
When k is odd, these conditions imply ak−1:0 = (2k−1 − 1)/3 and bk−1:0 =














T2−k − C − 2












Now an−1:k2k + (2k−1−1)/3 is odd hence coprime to 2n−k hence, regardless
of the value of C, values of a and b can always be found such that any given
T can be achieved when µ is maximal and k is odd. Similarly when k is
even, ak−1:0 = bk−1:0 = (2k−1)/3 or ak−1:0 = bk−1:0 = (2k−1 + 1)/3 and the
argument proceeds in an identical manner. It can therefore be concluded
that regardless of the value of C values of a and b can always be found such
that any given T can be achieved when µ is maximal.
The VCT Theorem
Given the error bounds are tight, necessary and sufficient conditions for the
VCT scheme to be faithfully rounded can be derived from equation (5.3) on
page 150. This allows us to present our VCT theorem:
Theorem 5.1.4 The VCT Theorem
The necessary and sufficient condition for the VCT scheme to be faithfully
rounded is:
|εV CT | < 2n ⇐⇒ 3× 2n−k+1 − k − 2 > 6C > k − 7
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Necessary and Sufficient Conditions for LMS Faithful Rounding






24k − 19 + 3(−1)k
)
− 3 + 4(−1)k
)




2k(3k + 1) + 8(−1)k
)
(5.4)
As stated in [63], in absolute value, the most negative error dominates. From
this condition the necessary and sufficient condition for faithful rounding of
the LMS scheme can be derived:
Theorem 5.1.5 The LMS Theorem
The necessary and sufficient condition for the LMS scheme to be faithfully
rounded is (for k > 5):
|εLMS | < 2n ⇐⇒ 9× 2n−k+1 > 6k − 5 + (−1)k
Proof: as the negative bound of equation (5.4) dominates over the pos-








24k − 19 + 3(−1)k
)
− 3 + 4(−1)k
)
< 2n−1
Rearranging this equation and considering the cases of k odd and even
separately produces the following conditions:
9× 2n−k+1 > 6k − 4 + 1
2k−2
k even





Noting the integer value of the left hand side of these equalities, these con-
ditions can be combined together (assuming that k > 5, which will hold for
any reasonably sized schemes):
9× 2n−k+1 > 6k − 5 + (−1)k
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Constructing Faithfully Rounded Multipliers
Necessary and sufficient conditions for faithful rounding of the three trunca-
tion schemes have now been presented. The aim is to create the lowest cost
faithfully rounded designs. The hardware cost heuristic that larger k values
remove more partial product bits and are thus more efficient to implement is
used. Varying C has extremely limited impact on hardware resources used,
however as an heuristic it is assumed that a small Hamming weight and
small numerical value is desirable, so let minHamm(a, b) return the number
of smallest value within the integers with smallest Hamming weight which
exist in the interval [a, b]. This can be computed as follows, where a and b
are p bits in length:




for i = p− 1 down to 0 begin
if a[i] == b[i] then c[i] = a[i]; a[i] = 0;




The following values for k and C thus guarantee faithful rounding while
minimising hardware costs for the three truncation schemes CCT, VCT
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Table 5.1.: X values for VCT worst case error vectors.
n kCCT CCCT kVCT CVCT kLMS
8 5 4 6 0 6
12 8 8 10 1 10
16 12 12 13 2 13
20 16 15 17 2 17
24 19 18 21 4 21
28 23 24 24 4 24








k : 2n > (k − 1)2k
)
CCCT = minHamm(kCCT − 1, 2n−kCCT − 1)
kV CT = max
(




k : 3× 2n ≥ k2k
)












k : 9× 2n−k+1 > 6k − 5 + (−1)k
)
Example values for a variety of values of n can be found in Table 5.1.
The equations for the k and C parameters are simple enough to be em-
bedded directly into HDL and allow the creation of correct by construction
faithfully rounded integer multipliers.
5.1.3. Error Properties of Truncated Multipliers
To further stress the point that the error bounds that have been calculated
are tight for the CCT and VCT, the inputs which give rise to the worst
error are presented in the following sections.
CCT Worst Case Error Vectors
Given the bounds on εCCT the error is positive when the scheme has largest
absolute worst case error if C2k < 2n − (C − k + 2)2k + 1 which simplifies
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to 2C − k + 1 < 2n−k. The error is largest positive when val(4k) is maximal
and T = 2n−2k, the previous section shows that once an−1:k is chosen, bn−1:k
is fixed; hence there are 2n−k possible worst case error vectors. The error
is largest negative when val(4) = T = 0. The previous section shows how
this can be achieved when ak:0 = 100...000 and −C = an−1:kb mod 2n−k.
Now let x be the largest integer such that 2x divides C, then this implies
that bx−1:0 = 0 and the equation reduces to:
an−x−1:kbn−k−1:x + C/2x = 0 mod 2n−k−x
This leaves n−1 bits of the inputs unconstrained, hence there are 2n−1 such
error vectors. We assumed ak = 1 but ab is divisible by 2
k+x so powers of 2
can be distributed between a and b. There are k + x+ 1 ways of doing so,
hence in total there are (x+ k+ 1)2n−1 total error vectors. In summary, we
can present our theorem regarding CCT error vectors:
Theorem 5.1.6 CCT Error Vectors
If 2C − k + 1 < 2n−k then there are 2n−k worst case CCT error vectors,
specified by:
ak−1:0 = bk−1:0 = 2k − 1
bn−1:k = −p
(
2k + C − k + an−1:k
(
2k − 1)) mod 2n−k
where p is an integer satisfying pa = 1 mod 2n−k. Hence there is a 2−n−k
probability of encountering such inputs in simulation, provided all input se-
quences are equally likely.
Otherwise there are (k + x+ 1)2n−1 worst case error vectors, where x be
the largest integer, such that 2x divides C, for m = 0, 1, 2..., k + x specified
by:
am = 1 bk+x−m−1:0 = am−1:0 = 0
an−k−x+m−1:mbn−m−1:k+x−m + C/2x = 0 mod 2n−k−x
Hence there is a (k+x+ 1)2−n−1 probability of encountering such inputs in
simulation in this case, provided all input sequences are equally likely.
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So for example, if a 32 bit faithfully rounded multiplier was built as in
Section 5.1.2 then of the 264 possible input combinations, there are only 32
which exercise the worst case error. Therefore there is a probability of 2−59
of seeing the worst case error in random simulation.
VCT Worst Case Error Vectors
Given the bounds on εVCT the error is positive when the scheme has largest
worst case error in absolute value if
2k−1(3k + 18C + 7) + (−1)k
9
< 2n +
2k−1(3k − 18C − 20) + (−1)k
9
This simplifies to
4C + 3 < 2n−k+1
Note that equality is not possible given the integer nature of n, k and C.
The exact error vectors can be found by following through the proofs in the
previous sections, maximising and minimising µ and T . Note that in every
case there are precisely 2n−k+1 error vectors. In summary, we can present
our theorem regarding VCT error vectors:
Theorem 5.1.7 VCT Error Vectors
There are 2n−k+1 worst case VCT vectors for any given n, k and C. Table
5.2 defines two different sets of values for ak−1:0 and bk−1:0. Further, an−1:k
can take any value and bn−1:k is then required to be:
bn−1:k = −p (C +X/18 + an−1:kbk−1:0) mod 2n−k
where p is an integer satisfying pa = 1 mod 2n−k and X is defined in Table
5.2. The probability of encountering these worst case errors in simulation
is thus 2−n−k−1, provided all input sequences are equally likely.
So for example, if a 32 bit faithfully rounded multiplier was built as in
Section 5.1.2 then of the 264 possible input combinations, there are only 32
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Table 5.2.: X values for VCT worst case error vectors.
4C + 3 < k ak−1:0 bk−1:0 X
2n−k+1 odd
X X 00101...10101 01010...01011 2k − 3k + 19
X X 01010...01011 00101...10101 2k − 3k + 19
X x 01010...10101 01010...10101 2k+1 − 3k + 16
X x 00101...01011 00101...01011 2k−1 − 3k + 22
x X 10101...10101 10101...10101 2k+3 + 3k − 1
x X 11010...01011 11010...01011 2k−125 + 3k + 17
x x 11010...10101 10101...01011 2k+15 + 3k + 8
x x 10101...01011 11010...10101 2k+15 + 3k + 8
which exercise the worst case error. Therefore there is a probability of 2−59
of seeing the worst case error in random simulation.
Other error properties such as error expectation and variance have been
calculated for the LMS scheme, these can be found in [135] and [136]. We
have calculated these for the CCT scheme, these calculations can be found
in Appendix A.
The next section on multioperand addition ultimately leads to the dis-
covery of new architectures for faithfully rounded multipliers, after which
experimental results are presented comparing all of the multiplier schemes.
5.2. Multioperand Addition
The previous sections dealt with the particular arrays associated with mul-
tiplication. There is a range of multiplier arrays found throughout the
literature; AND arrays, Booth arrays of various radices, MUX arrays as
well merged arrays performing multiply-add or sum-of-products. It would
be useful to be able to truncate an arbitrary array such that the result is
faithfully rounded. Given an arbitrary array is being considered, exploita-
tion of any a priori correlations found within the array cannot be used. We
now adopt a strategy akin to a CCT scheme, consider a truncated arbitrary
array as in Figure 5.2.
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Figure 5.2.: Structure of an arbitrary array truncation scheme.
It is assumed that each partial product bit can vary independently and
take values 0 or 1. Some partial product bits are discarded, let this set of
discarded bits be denoted 4 and compensated by a fixed additive constant
C. The scheme’s return value F ′ should be a faithful rounding of the true full
summation F when the least significant n bits are ignored. Algebraically,
F ′ can be defined as:
F ′ = 2n
⌊
F − val(4) + C
2n
⌋
where val(4) is the value of all the elements in 4 while respecting their
binary weight. The error introduced by performing this approximation is:
ε = F − F ′
= ((F − val(4) + C) mod 2n) + val(4)− C
This error can be bounded by noting the modulo term ranges between 0 and
2n − 1. Note that these bounds may not be tight due to lack of knowledge
of the array:
−C ≤ ε ≤ 2n − 1 + val(4)− C
For the scheme to be faithfully rounded then:
|ε| < 2n
val(4) < C + 1 ≤ 2n
Setting C to its maximal possible value, 2n − 1, places the least restriction
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on 4. The goal is to minimise the cost of implementing the truncated
array while maintaining faithful rounding, the heuristic that summing fewer
partial product bits will result in the smallest implementation cost is used.
Therefore it is wished to maximise the number of elements in 4, denote
this by |4|. The optimisation problem then becomes:
max |4|
s.t. val(4) < 2n
5.2.1. Optimal Truncation Theorem
To solve this optimisation problem, introduce the variables hi, the height of
the array in column i and li, the number of bits truncated from column i;
example values for Figure 5.2 are illustrated in Figure 5.3.v v v v v v v v v v v v f f f f f fv v v v v v v v v v v v v f f f f fv v v v v v v v v f f f f fv v v v v v v v f f f f fv v v v v v v f f f f fv v v v v v v f f fv v v v v v f f fv v v v v v v fv v v v v v
hi 2 2 2 2 3 4 6 8 9 9 9 9 9 9 7 8 5 5
li 0 0 1 7 7 8 5 5
Figure 5.3.: Illustration of hi of li.
Note that the optimisation places no ordering on the bits in each column,











Let k be the largest number of least significant columns that could be trun-
cated while maintaining faithful rounding. More precisely (using the nota-











As shall be seen, the answer to the optimisation problem is closely related to
k. Let lopti be the optimal values of li which maximises the objective func-
tion. The following lemmas contribute to the solution of the optimisation
problem.
5.2.2. Lemma 1: lopti = hi for i < k
Proceeding by contradiction:
• If lopti = 0 for i ≥ k and there exists j < k such that loptj < hj then
by the definition of k, lj can be increased to hj thus increasing the
objective while not violating the constraint.
• If there exists i ≥ k and lopti > 0 and j < k with loptj < hj then lopti
can be decremented and loptj incremented. The objective is unchanged
and the constraint is still met as the left hand side of the constraint
is reduced by 2i − 2j > 0.
We may conclude that if there exists a supposedly optimal set of values
for li such that l
opt
i < hi for some i < k, then by repeated application of
the second point, truncations in column k or above can be exchanged for
truncations in the least significant k columns. If all the truncations occur
in the least significant k columns then these can include all partial product
bits of the k columns, by the definition of k. Hence it may be assumed that
optimal li values satisfy l
opt
i = hi for i < k.













































5.2.3. Lemma 2: lopti = 0 for i > k
Proceeding by contradiction: say there exists j > k such that loptj > 0 then
that implies that the constraint term contains terms of the following form:
...+ loptj 2






Making the following transformation lj → lj − 1 and lk → lk + 2j−k will
strictly increase the objective function and the first constraint will still be
met. However, does the new lk still satisfy lk ≤ hk? The first constraint is
bounded by hk hence it was already true that:
loptj 2
j−k + loptk < hk
(loptj − 1)2j−k + (loptk + 2j−k) < hk
loptk + 2
j−k < hk
Hence the transformation still results in a feasible lk. We may conclude
that optimal values for li when i > k are all zero. This lemma shows that
if there is a set of supposedly optimal values for li which have truncations
in a column above k then these can be exchanged for more truncations in
column k.
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Restating the optimisation problem as a result of this lemma:
max lk















5.2.4. Faithfully Rounded Array Theorem
The result of the optimisation problem can now be stated as our faithfully
rounded array theorem:
Theorem 5.2.1 Faithfully Rounded Array Theorem
The optimal truncations li for an array with heights hi returning a faithfully
rounded result to the nth column are:
lopti =

hi i < k⌈
2n−k − 1−∑k−1j=0 hj2j−k⌉ i = k
0 i > k






Given the uneven truncation of the optimal form, truncations performed
using this method is termed ragged. Taking Figure 5.3 as an example, this
sitution has n = 8 and array heights for the least significant 8 columns
{9, 9, 9, 9, 7, 8, 5, 5}. Computing k gives 5 and l5 = 0. The optimal trunca-
tions can be seen in Figure 5.4. Recall that the additive constant is always
2n − 1, therefore a 1 needs to be added to every column (it is not added to
the least significant k columns as its addition will have no impact).
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Figure 5.4.: Optimal Truncation of an Arbitrary Array.
5.2.5. Application to Multiplier Architectures
Ragged Truncated Multipliers — AND Array (RAT)
Applying this technique to a traditional AND array multipliers, in the case
of the multiplication of two unsigned n bit numbers with a faithfully rounded
n bit output; the array height of the ith column in the least significant n
columns is i+ 1. Applying the Faithfully Rounded Array Theorem:
lopti =

i+ 1 i < k⌈
2n−k − 1−∑k−1j=0(j + 1)2i−k⌉ i = k
0 i > k









i+ 1 i < k
2n−k − k i = k
0 i > k
where k = max
(
k : (k − 1)2k < 2n
)
As an example consider n = 12, then k = 8 and l8 = 8, as illustrated in
Figure 5.5.
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Figure 5.5.: Ragged Truncated Multiplier — AND Array.
Note that the truncations into column k can be chosen such that the
resultant truncated multiplier is still commutative.
Ragged Truncated Multipliers — Booth Array (RBT)
In the case of a Booth radix-4 array multipliers. For the multiplication of
two unsigned n bit numbers with a faithfully rounded n bit output, the least
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Figure 5.6.: Booth Radix-4 Array — Least Significant Columns.
Given the specific structure of the array, the maximal value of any least











Now applying the Faithfully Rounded Array Theorem:
lopti =

hi i < k⌈
2n−k − 1− ⌊k+12 ⌋⌉ i = k
0 i > k












hi i < k
2n−k − 1− ⌊k+12 ⌋ i = k
0 i > k
where k = max
(
k : (k + 1)2k < 2n+1
)
As an example the array in Figure 5.6 can be truncated, where n = 24, in
which case k = 20 and l20 = 5. The resultant truncation is illustrated in
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Figure 5.7.: Ragged Truncated Multipliers — Booth Radix-4 Array.
Note that truncated Booth multipliers are non commutative.
Faithfully Rounded RAT and RBT Multipliers
Summarising the ragged truncation schemes; the parameters of the trunca-
tion scheme are k, the number of least significant columns to remove, C,
the constant added into the array and l, the number of bits to remove from
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column k. The parameters that describe the RAT and RBT schemes are:
kRAT = max
(



















Five parameterisable pieces of HDL code were created for the CCT, VCT,
LMS, RAT and RBT schemes which return a faithful rounding of an un-
signed multiplication result as well as a reference multiplier which returns
the RTE result, in order to see the benefit of truncation. Note that the con-
struction of the schemes CCT, VCT and LMS as presented in the previous
sections have the fewest partial product bits of that architecture which are
faithfully rounded. This is due to the fact that their error bounds are tight.
The RAT and RBT schemes do not necessarily have tight error bounds,
but are of interest given the generality of their construction. There are
schemes found within the literature whose error bounds are not tight, but
can still be used to produce HDL which guarantees faithful rounding. These
are included in the synthesis comparisons, there is a variant on VCT found
in [134] and a CCT version of Booth radix-4 [92]. Note no comparison is
performed against [101], [80], [24], [108] and [23] as their approach cannot
be embedded into HDL, as they require oﬄine compensation circuit con-
struction or modifications to the synthesis process. Synthesis comparisons
were performed for multipliers of size n =16, 24 and 32. Synopsys Design
Compiler was used to produce area-delay curves for the various multipliers.
These experiments were performed for each value of n, generating a range
of delay and area points.
Before presenting the synthesis figures, inspecting the number of partial
product bits in each scheme can provide some expectation in terms of im-
plementation costs. Figure 5.8 contains the number of saved partial product
bits over CCT for the VCT, LMS and RAT schemes for n = 8..32. Note that
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for certain regions, particularly around n = 16 and n = 32, the RAT scheme
has the fewest partial product bits and for n = 24 the LMS and VCT scheme
have the minimal count. It can be shown analytically that kV CT ≥ kLMS ,
so the VCT scheme will generally have no more partial product bits than
LMS. RAT has been designed to minimise partial product bit count without
reference to bit correlations, its error bounds may not be tight. In contrast,
LMS and VCT have tight error bounds but a different architecture. Hence
the partial product bit counts and synthesis will not strictly favour one
architecture over another.

































Figure 5.8.: Number of Saved Partial Product Bits over CCT.
Note that the values for k are strictly less than n − 1, therefore the
truncations are independent of the input bits an−1 and bn−1 in the cases of
the truncated AND arrays. So if a and b were two’s complement numbers
then the analysis that gave rise to the necessary and sufficient conditions
for faithful rounded would be unchanged. Therefore a standard AND array
for two’s complement inputs can be truncated in an identical fashion to the
unsigned multipliers presented here.
Turning to the actual synthesis results, truncated multipliers based upon
an AND array are commutative and are compared against an AND ar-
ray implementation of RTE in Figures 5.9, 5.10 and 5.11 (note the split
y-axis). Truncated multipliers based upon a Booth radix-4 array are non-
commutative and are compared against a Booth radix-4 array implementa-
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tion of RTE in Figures 5.12, 5.13 and 5.14.
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Figure 5.9.: Area/Delay Comparisons of Faithfully Rounded AND Array
Multipliers n=16.




































Figure 5.10.: Area/Delay Comparisons of Faithfully Rounded AND Array
Multipliers n=24.
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Figure 5.11.: Area/Delay Comparisons of Faithfully Rounded AND Array
Multipliers n=32.
































Figure 5.12.: Area/Delay Comparisons of Faithfully Rounded Booth Array
Multipliers n=16.
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Figure 5.13.: Area/Delay Comparisons of Faithfully Rounded Booth Array
Multipliers n=24.





























Figure 5.14.: Area/Delay Comparisons of Faithfully Rounded Booth Array
Multipliers n=32.
These figures demonstrate that truncated AND array multipliers can pro-
vide an area benefit of 30-43% over the RTE multiplier, which increases as
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n grows. As predicted from inspecting the partial product counts, the RAT
scheme consistently exhibits the smallest area for n = 16, 32, whereas LMS
and VCT dominates for n = 24. Truncated Booth arrays, in the form of the
RBT design, offers a consistent improvement of 34-46% area compared to
a Booth radix-4 RTE design. The RBT scheme is slightly superior to [92],
due to the fact that [92] is CCT applied to a Booth array and RBT removes
at least as many partial products as a CCT approach. It is interesting to
note that within the set of non-Booth truncated multipliers none of the
schemes has a strictly superior area for all bit widths, designers will have to
choose based upon their particular hardware, accuracy and commutativity
requirements.
These lossy components can thus be used off-the-shelf in any situation
where faithful rounding can be tolerated. Further, the technique created
for optimal truncation of an arbitrary array can be used for any SOP array
or binary array reduction.
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5.3. Constant Division
Finally, division by a constant is now addressed. Implementing integer di-
vision in hardware is expensive when compared to multiplication. In the
case where the divisor is a constant, expensive integer division algorithms
can be replaced by cheaper integer multiplications and additions. Creating
bespoke hardware for integer division for a given invariant integer arises
in a variety of situations, e.g. bespoke filtering, base conversions, certain
caching algorithms, arithmetic with number formats where divisors of the
form 2n − 1 are common. Previous work has mainly focused on software
implementations given the lack of native integer division instructions within
existing hardware [121]. Where hardware implementations are considered
they are invariably sequential in nature. Certain divisors have been ex-
panded into infinite products which translate into multiple shift and add
instructions [109], [155]. An alternative proposed in [126], [72], [8], has
been to replace the division by a single multiply-add instruction, comput-
ing x/d ≈ b(ax+ b)/2kc for suitable values of a, b and k (note that division
by 2k is zero cost).
The results in [141] show how only n bit multiply-add operations are re-
quired and are thus optimal from a software perspective. However the work
in [141] suffices with an n by n bit multiplication as opposed to finding
the smallest bit widths as would be required by a hardware implementa-
tion. Invariant integer division using a serial multiplier is developed in
[86]. Here, optimised hardware for computing invariant integer division is
desired. Parallel multipliers and adders are appropriate for low latency











x ∈ [0, 2n − 1] (5.5)
The right hand side is easily realisable in hardware, as it is (ax + b) >> k
which requires a simple multiply-add scheme and ignoring k least significant
bits of the output. Here, x is assumed to be an unsigned n bit number
and it is assumed that d is odd. Both of these assumptions can easily be
relaxed, but are chosen here for ease of exposition. The case where x is
two’s complement is addressed in a subsequent section. Note that, without
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Which requires essentially exactly the same hardware to implement. Given
n and d, which values of a, b and k give rise to the various rounding modes
RTZ, RTE and faithful? The subsequent sections answer this question, as
well as finding the best choice of a, b and k.
5.3.1. Conditions for Round Towards Zero Schemes
In order to realise the multiply-add scheme, it is required to find the con-
ditions on a, b and k such that equation (5.5) is satisfied for all x. What
follows is an analytic argument that produces these conditions. In the case








∀x ∈ [0, 2n − 1]























Thus it is required that x mod d (a sawtooth function in x) be bounded
above and below by two lines of equal slope. Figure 5.15 shows an example
for d = 11 and n = 6. In this example:
3x− 176
256
≤ x mod 11 < 3x+ 2640
256










x ∈ [0, 63]
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Figure 5.15.: Example Linearly Bounded Sawtooth Function.
and division by 11 has been replaced by multiplication by 23, addition of
16 and a (free) truncation. In general it is necessary and sufficient to check
that the upper bound of equation (5.6) is met for the peaks of x mod d
which occur at x = md− 1 where 0 < m ≤ b2n/dc:








m(ad− 2k) < a− b
and the lower bound of equation (5.6) is met by the troughs which occur at









m(2k − ad) ≤ b
Now given that a and d are odd then ad − 2k 6= 0. Depending on the sign
of ad − 2k, different values of m will stress these inequalities. It can be
concluded that the necessary and sufficient condition for the design to be
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round towards zero compliant is:
− b+ 1b2n/dc < ad− 2
k < a− b if ad− 2k < 0
ad− 2k < a− bb2n/dc if ad− 2
k > 0
5.3.2. Conditions for Round To Nearest, Even and
Faithfully Rounded Schemes
In the case of round to nearest, even, special care for rounding must be
taken when x/d takes half integer values, namely when x/d = A + 1/2 for
some integer A. However, rewriting this as 2(x−Ad) = d this only holds for
even d and d is odd by assumption. Thus the half way cases do not occur












By following a similar argument to that found in Section 5.3.1 one can derive
the following necessary and sufficient conditions for the design to be round
to nearest, even:
if ad− 2k < 0
a(d− 1)− 2b− 1













− b ≤ ad− 2k < a(d+ 1)− 2b
2 b(2n+1 + d− 1)/2dc
Faithful rounding requires that the exact answer be returned, if it is repre-
sentable, otherwise it is permitted to return either of the two answers which
are immediately above and below the true result. This means that for







Otherwise the constraint that either the answer above or below can be
returned can be summarised as:







Proceeding in a similar manner to Section 5.3.1 one can derive the following
necessary and sufficient for the design to be faithfully rounded:
b2n/dc (2k − ad) ≤ b < 2k if ad− 2k < 0
b2n/dc (ad− 2k) < 2k − b if ad− 2k > 0
5.3.3. Hardware Cost Heuristic
It is assumed that minimal hardware implementations will be formed when
the number of partial product bits in ax+b is minimal. This count is driven
by the width of the partial product array which is n + k in length. So it
is chosen to minimise k in the first instance. It turns out that having done
this, there is no freedom in the value of a. However there is an interval in
which b may reside. In an effort to minimise the number of partial product
bits, the set of valid b values whose Hamming weight is minimal is found
and then, of those, the one with smallest value will be chosen. This is
working on the assumption that this limits the effect on the partial product
array height which is normally highest in the middle of the array. As in the
previous sections, let the function which finds this value for numbers in the
interval [a, b] be minHamm(a, b).
5.3.4. Optimal Round Towards Zero Scheme
The hardware cost heuristic can now be applied to the necessary and suffi-
cient conditions for a multiply-add scheme to perform RTZ rounding. Split-
ting this process on the whether ad− 2k is positive or negative:
Optimal RTZ Scheme when ad− 2k > 0
In this case, it is required that:
ad− 2k < a− bb2n/dc
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Now note that the right hand side is strictly decreasing in b. So for any
valid a, b and k, b can always be set to 0 and the condition will be met.
Thus the condition reduces to:





db2n/dc − 1 (5.7)
Given that a must be an integer, this provides a formula for kopt , namely

























So by the construction of kopt , a = d2kopt/de is valid as it satisfies equation





















+ 1 ≥ 2
koptb2n/dc
db2n/dc − 1
Hence a = d2kopt/de + 1 is invalid as it violates equation (5.7). It can be
concluded that there is only one valid value for a when k = kopt . The design





















Optimal RTZ Scheme when ad− 2k < 0
In this case, the following is required:
− b+ 1b2n/dc < ad− 2
k < a− b
Hence b must necessarily reside in the following interval:
b ∈
[
(2k − ad)b2n/dc, 2k + a− ad− 1
]
This interval must be non empty so:





db2n/dc − d+ 1


























In a similar manner to the previous section it can be shown that a =
b2kopt/dc is valid but a = b2kopt/dc − 1 is not valid. The design which































opt − a−opt(d− 1)− 1
)
It can be shown that k+opt 6= k−opt , hence the design with smallest k is unique.
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5.3.5. Optimal Rounding Schemes
Applying the techniques found in Section 5.3.4 to the other rounding schemes,
results in the following condition:















































and the definition of X± and Y ± can be found in Table 5.3.
Table 5.3.: X± and Y ± for RTZ, RTE and FR.
RTZ FR
X+ db2n/dc − 1 b2n/dc
X− db2n/dc − d+ 1 b2n/dc
Y +(k, a) (0, 0) (0, 0)
Y −(k, a) ((2k − ad)b2n/dc, ((2k − ad)b2n/dc, 2k − 1)
2k − a(d− 1)− 1)
RTE
X+ db(2n+1 − d− 1)/(2d)c − 1
X− db(2n+1 − d− 3)/(2d)c+ 1
Y +(k, a) (a(d− 1)/2 + (2k − ad),
a(d− 1)/2 + (2k − ad)b(2n+1 + d− 1)/(2d)c − 1)
Y −(k, a) (a(d− 1)/2 + (2k − ad)b(2n+1 + d− 3)/(2d)c,
a(d+ 1)/2 + 2k − ad− 1)
5.3.6. Extension to Division of Two’s Complement Numbers
So far it has been assumed that x ≥ 0. Note that the three rounding modes
considered so far are (or can be assumed in the case of FR to be) odd
functions. So for x in some bounded negative interval one can find some a
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= (ax− b+ 2k − 1) >> k
Now because Round(0/d) = 0 then b < 2k and so −b+ 2k − 1 is in fact the
bitwise inversion of the k bits of b namely b[k − 1 : 0]. It can be concluded





= (ax+ b[k − 1 : 0]⊕ x[n− 1]) >> k
where ⊕ here is a bitwise XOR of the k bits of b and k, a, b is constructed
by the schemes presented to work for x ∈ [0, 2n−1].
5.3.7. Application to the Multiplication of Unsigned
Normalised Numbers
An unsigned n bit normalised number x is interpreted as holding the value
x/(2n − 1). Multiplication of these numbers thus involves computing the
following:
y







The previously found results can be applied to the implementation of this
design for the three rounding modes. In this case, d = 2n − 1 and given
that ab ≤ (2n − 1)2 then 2n − 1 in the previous sections is now replaced by
(2n − 1)2. Substituting these values into the previous sections gives rise to
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ab+ 2n − 1
2n
⌋
Note that the RTE case gives a generalisation and proof of the infamous Jim
Blinn formula for such multiplication [11]. Note that the allowable interval
for the additive constant in each case is [2n − 1, 2n + 1], [2n−1(2n + 1)− 2, 2n−1(2n + 1)]
and no freedom for the faithful rounding case.
5.3.8. Experiments
The equations that define the various rounding schemes are simple enough to
be directly embedded in HDL. The implementation costs of RTZ, RTE, FR
have been compared with the stated prior work in this area [141]. Synthesis
experiments were performed for n = 16 and d taking all odd values in
the interval [3,49] using Synopsys Design Compiler 2009.06-SP5 in ultra
mode using the TSMC 65nm library Tcbn65lpwc. Firstly, synthesis was
performed which sought to minimise the logic delay and secondly minimise
the area by setting the maximum delay of 2ns and allowing the tool to
perform gate sizing. The results can be found in Figure 5.16. Dividing by a
power of 2 utilises no hardware resource; note how the delay and area drops
dramatically when d is around a power of 2 in these figures (note only odd
values of d have been plotted). The faithfully rounded design exhibits up
to a 20% speed improvement and 50% area improvement over the previous
work [141]. The RTZ design, exhibits up to a 10% speed and 16% area
improvement over the previous work, but due either to synthesis noise or
an ill tuned hardware cost heuristic, can sometimes perform worse than the
previous work.
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Figure 5.16.: Delay and Area Synthesis Comparisons.
In conclusion, components performing constant division with guaranteed
rounding properties have been constructed which can be used in an off-the-
shelf manner and support the input being unsigned or signed two’s comple-
ment.
5.4. Formal Verification of Lossy Components
If the components constructed in the previous sections are ever to be truly
used off-the-shelf, in a manner similar to Synopsys DesignWare [163], they
must be independently formally verified. The complication comes when
attempting to formally verify faithfully rounded components, because of the
freedom in the output. However, in the case of faithfully rounded unsigned n

























These conditions are properties which can be checked by a property checking
tool such as Synopsys Hector [165]. The time taken to prove these proper-
ties for a faithfully rounded CCT multiplier for different values of n and a
faithfully rounded constant divisor with a 32 bit unsigned input for a variety
of odd divisors can be found in Figures 5.17 and 5.18. The runtimes are of
orders of minutes and seconds for the multiplier and divisions respectively,
thus facilitating the creation of a fully verified library of lossy components
in which a large number of instances of the parameterisable components can
be verified.




















Figure 5.17.: Verification Runtimes for Faithfully Rounded CCT Multipliers
of Size n.
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Figure 5.18.: Veriﬁcation Runtimes for Faithfully Rounded Division by Con-
stant n.
In conclusion, this chapter has presented architectures for a variety of in-
teger multipliers which are guaranteed to be faithfully rounded and minimal
(with respect to a hardware cost heuristic) which can be up to 46% smaller
than their correctly rounded counterparts. An optimal method for truncat-
ing an arbitrary array has been presented and two new truncated multipliers
discovered as a result. A parallel multiplier method for constant division
has been put forward for RTZ, RTE and faithful rounding. The faithful
rounding variant is up to 50% smaller than the correctly rounded designs.
Finally an approach to verifying faithfully rounded components has been
shown to verify these components in acceptable time and thus facilitate the
creation of fully veriﬁed library of faithfully rounded components.
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6. Lossy Fixed-Point Polynomial
Synthesis
In the previous chapter, techniques were presented which exploited faithful
rounding to minimise the number of partial product bits in integer mul-
tipliers, arbitrary arrays and constant division. These techniques can be
augmented to exploit an arbitrary absolute error bound, thus producing a
range of lossy components. If a fixed-point polynomial with rational coeffi-
cients is written as a combination of sum-of-products (this includes multipli-
ers, squarers (x2), constant multipliers and sets of additions) and constant
division then an implementation can use lossy versions of these operators
to reduce implementation cost. The challenge is how best to distribute
the allowable error between the operators to minimise implementation cost.
This question has been explored in the context of word-length optimisation
where bit widths of each intermediate variable has the potential to be in-
dependently varied [28]. The crucial observation and contribution of this
chapter is that regardless of the heuristic used in navigation of the error
landscape, the use of the lossy components will provide an improvement
over the associated word level optimised equivalent.
Interestingly, word-length optimisation in circumstances where arbitrary
arrays can be summed in parallel, such as in ASIC logic synthesis, can be
highly detrimental. Consider these two designs:
p1 = (ab+ cd+ ef + gh) >> n
p2 = ((ab) >> m) + ((cd) >> m) + ((ef) >> m) + ((gh) >> m)
Now p1 can be implemented by constructing a single partial product array
consisting of all arrays for all the products and the entire array can be re-
duced as one, note that in doing so the value of any one of the products, e.g.
ab, is never produced in isolation. In the second case the construction of a
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single array is not possible, an implementation of p2 requires the separate
calculation of products ab, cd, ef and gh, each requiring array creation,
reduction and an individual binary adder. The result of these four multipli-
cations must be summed which requires reduction and another binary adder.
Thus attempting to optimise intermediate bit widths can be prevent the use
of efficient SOP implementations. Performing bit width optimisation at a
sum-of-products level allows for the use of SOPs with their efficient imple-
mentation. In addition, raising the abstraction of operator to include SOPs
reduces the number of nodes in the data flow graph (DFG) and thus reduces
the number of degrees of freedom when allocating maximum allowable error
to different parts of an implementation.
This chapter continues by first demonstrating how the techniques from
the previous chapter can be augmented to exploit an arbitrary absolute er-
ror bound. This is followed by an exposition of the partial product arrays
that could be required when implementing a general fixed-point polynomial
in Section 6.2. This is then followed by the presentation of a novel technique
for allocating error within a given DFG of SOPs and constant division oper-
ators in Section 6.3. Given the number of potential architectures and error
allocations, a technique for determining the quality of a hardware imple-
mentation without the need for logic synthesis of the datapath is presented
in Section 6.4. The chapter finishes with experimental evidence which com-
pares the new technique to word-length optimisation, explores the quality of
the error navigation approach and the heuristic hardware implementation
cost function in Section 6.5.
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6.1. Exploiting Errors for Arbitrary Arrays and
Constant Division
The technique developed in Chapter 5 on page 157, gave the process by
which the maximal number of partial product bits can be removed from
an arbitrary binary array while maintaining a faithful rounding condition.
This technique can be extended to deal with not just a faithful rounding
condition that requires |ε| < 2n but an arbitrary fraction u of 2n:
|ε| < u2n
The argument previously presented is now restated in light of the introduc-
tion of parameter u. The error introduced by removing a set of the partial
product bits 4 from the array, compensating with constant C, summing
the resultant array and finally discarding the n least significant columns is:
ε = ((F − val(4) + C) mod 2n) + val(4)− C
where F is the precise answer without any truncation and val(4) is the
value of the set of bits within 4 with the binary weights of each columns
being respected. This error can be bounded by noting that the modulo term
ranges between 0 and 2n − 1.
−C ≤ ε ≤ 2n − 1 + val(4)− C
Note that these bounds may not be tight due to lack of knowledge of the
array in question. If |ε| < u2n then this places the following restriction on
4 and C:
C < u2n 2n − 1 + val(4)− C < u2n
val(4) < (u− 1)2n + C + 1 ≤ (2u− 1)2n
Setting C to its maximal possible value, du2n−1e, places the least restriction
on 4 and allows for the potential of removing the largest number of partial
product bits. Having fixed C, the constraint on 4 is as follows:
val(4) < (2u− 1)2n
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Note that as u tends to 1/2, 4 must be empty. This implies that a trun-
cation scheme will never be correctly rounded. The rest of the previous
argument is unaltered and the Faithfully Rounded Array Theorem on page
162 can be modified replacing 2n with (2u−1)2n. The result is our bounded
error array theorem:
Theorem 6.1.1 Bounded Error Array Theorem
The optimal truncations li for an array with heights hi returning a result
with bounded error u2n are:
lopti =

hi i < k⌈
(2u− 1)2n−k − 1−∑k−1j=0 hj2j−k⌉ i = k
0 i > k




j < (2u− 1)2n

Thus by removing lopti partial product bits from column i in the array,
introducing the constant C = du2n − 1e, summing the resultant array and
discarding the least significant n columns, will introduce an error which is
strictly less than u2n in magnitude.
Now turning to constant division, the method for performing faithfully
rounded constant division was presented in the previous chapter on page
179. This concerned the constant division of an unsigned m bit number x
by d and a multiply add implementation, more precisely:
x
d
≈ (ax+ b) >> k x ∈ [0, 2m − 1] x, a, b, k ∈ Z+
The optimal values of a, b and k which minimises the partial product count
of the implementation are as follows:






















b+ = 0 b− = minHamm
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where minHamm(x, y) returns the number of smallest value from the set of
numbers of smallest Hamming weight within the integer interval [x, y]. In
order to leverage this work note that if a faithful rounding f of x/(2rd) is
computed then: ∣∣∣f − x
2rd
∣∣∣ < 1∣∣∣f2r − x
d
∣∣∣ < 2r
So if an error of e is permitted in a constant division then finding the
largest r and associated faithful rounding f that satisfies the following will
guarantee the required error is met:∣∣∣f2r − x
d
∣∣∣ < 2r ≤ e
So r = blog2(e)c. In conclusion, if it is required to implement x/d for
integer variable x and constant integer d with a maximum absolute error
of strictly less than e then implement a faithful rounding of x/(2rd) where
r = blog2(e)c, the result should then be interpreted has having −r fractional
bits.
6.2. Array Constructions
The arrays that are required when dealing with a general SOP are multipli-
cations, squarers (a2) and constant multiplications. The array construction
for the common multiplier architecture Booth radix-4 has been discussed in
the background material in Chapter 2 on page 40. A simple and efficient
squarer array can be derived by considering using an AND array for a2.
Note how the following AND array for a squarer with a four bit input a can
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be simplified:
a3 ∧ a0 a2 ∧ a0 a1 ∧ a0 a0 ∧ a0
a3 ∧ a1 a2 ∧ a1 a1 ∧ a1 a0 ∧ a1
a3 ∧ a2 a2 ∧ a2 a1 ∧ a2 a0 ∧ a2
a3 ∧ a3 a2 ∧ a3 a1 ∧ a3 a0 ∧ a3 +
a3 ∧ a2 a3 ∧ a1 a2 ∧ a1 a2 ∧ a0 a1 ∧ a0 a0
a3 a3 ∧ a0 a1
a2
Such simplifications lead, in general, to an n bit squarer which has an array
with n(n+ 1)/2 partial product bits.
Attention is now turned to the construction of an array that performs
constant multiplication. One method for performing constant multiplica-
tion is via canonical signed digit representations [132]. This technique is a
generalisation of the following observations when multiplying by numbers
with particular binary strings:
11111111bx = (x << 8)− x
11101111bx = (x << 8)− (x << 4)− x
110101011bx = (x << 9)− (x << 6)− (x << 4)− (x << 2)− x
These transformations can be viewed as first encoding the binary string in




where 1 indicates -1 in a given binary location. This new representation is
unique provided no adjacent bits are both non zero. The construction of
this canonical signed digit form can be achieved by the following right to
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left algorithm:
Input a[n− 1 : 0] binary string to be encoded




for i = 0 to n {
ti = ti−1 ∧ (ai ⊕ ai−1)
ci = ti? (ai+1? 1 : 1) : 0 }
end
The array is then formed by computing the canonical signed digit represen-
tation then using the non zero elements of the result to determine where the
shifted copies of x and their negations should be placed. Note that negation
can be achieved by inverting x and adding appropriate constant ones into
the array.
These three array types, Booth, squarer and canonical signed digit allow
the efficient creation of an array for any SOP. These arrays can be truncated,
via the technique presented in the previous section, to exploit an arbitrary
error freedom.
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6.3. Navigation of the Error Landscape
The question now arises of how best to distribute the error amongst the
SOPs and constant division units in order to minimise the implementation
cost of a polynomial p. Figure 6.1 contains a schematic of an example data







x2 x3 x4 x5
Figure 6.1.: Example SOP and Constant Division DFG.
Each of these operators will (in the case of the constant division opera-
tors) or can (in the case of the SOPs) introduce an error. The greater the
maximum absolute error, the greater the potential for hardware implemen-
tation cost reduction. Now word-length optimisation has been shown to be
NP-hard in general [30] and thus heuristics have been developed to explore
the error landscape. Recalling these techniques, which were discussed in the
background material on page 49, one of these used differentiation of the poly-
nomial to produce a notion of sensitivity of the output to a given internal
precision change [133] and hardware heuristic cost functions to step through
the space of possible precisions in [62] and [29]. The crucial observation is
that regardless of the heuristic used in navigation of the error landscape,
the use of the lossy components will provide an improvement over the asso-
ciated word level optimised equivalent. Taking inspiration from [133], [62]
and [29], the heuristic developed here exploits the fact that the design in
question is polynomial and that partial product bit count determines the
quality of the implementation.
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6.3.1. Developing a Heuristic for the Navigation of the
Error Landscape
In keeping with the approach taken in the previous chapter, the develop-
ment of the heuristic is based upon removal of the greatest number of partial
product bits. Ultimately the number and configuration of the partial prod-
ucts determines the characteristics of the cost of implementation. Let ei
be the maximum absolute error permitted in the ith operator and Ri(e) be
the number of partial product bits removed in operator i due to exploiting
the error freedom in all operators with bounds defined by the elements of
e. The total number of partial product bits removed is then:∑
i
Ri(e)
Let pˆ(x, ε) be the actual value of the implementation which introduces error
εi at node i (so |εi| ≤ ei), then the absolute error requirement is, for some
user defined bound η:
|p(x)− pˆ(x, ε)| ≤ η
Expanding the left hand side with respect to ε means that for some coeffi-

















So a sufficient, but potentially non necessary, condition for the scheme to








The following optimisation problem may then be posed, which maximises
the number of partial product bits removed with respect to the maximum










The maximum partial product removal will be achieved by fully utilising





















Turning points of L are potential optimal solutions to the optimisation prob-

























Now ∂Ri∂ej crucially depends on the current state of all of the values of e.
These values can provide guidance in which direction to move e, but the
starting state, like all heuristic schemes, is crucial. In the absence of any
knowledge of Ri, assume that ej only affects Rj and that Rj is propor-
tional to log ej (log ej will be proportional to the number of partial product
columns that could be truncated when exploiting the error ej). Under this
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assumption the following holds:
∂Rj
∂ei





So a potential starting point for an iterative heuristic improvement strategy
would be using values of ei which satisfy the following equations for some









Now equation (6.2) can be used to iteratively improved via the following
process:









• Compute ∂Ri∂ej for all i and j.


























α = η (6.3)
This iterative process should move the variables ei towards a point at





, the examples in the following sections illuminate this process
and give rise to the presentation of a full procedure for navigating the error
landscape.
6.3.2. Example Navigations of the Error Landscape




in the case of SOPs. The second example is bilinear inter-
polation which requires constant division and is used to give a value to
∂Rj
∂ei
in this case. This first two examples have implementing polynomials pˆ(x, ε)
which are linear in variables εi, this simplifies the navigation considerably.
The third example, an instance of a Gabor filter, has an implementing
polynomial pˆ(x, ε) which is non linear in the εi variables. Together, these
examples clarify the intent of the error navigating procedure.
Cubic Polynomial
Consider the following cubic polynomial:
at3 + bt2 + ct+ d
With unsigned n bit integer inputs a, b, c and d as well as a purely fractional
n bit variable t. Replacing t by t/2n means that t can now be interpreted


















at3 + 2nbt2 + 22nct+ 23nd
23n
A natural question, is then how best to compute a faithful rounding of
this expression, returning an integer. More precisely, defining the infinitely
precise result p:
p = at3 + 2nbt2 + 22nct+ 23nd
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An implementation returning pˆ will be a faithful rounding of the original
problem if, for all inputs a, b, c, d and t:
|p− pˆ| ≤ 23n − 1 (6.4)
In this case, the globally acceptable error is η = 23n − 1. Consider a basic
implementation of p which computes the powers of t first, as depicted in
Figure 6.2.







Figure 6.2.: Basic Implementation of Cubic Polynomial.
Errors can be introduced into each of three operators depicted, say these
errors are ε1, ε2 and ε3 and that the value for p returned by such error
introductions is pˆ:
pˆ = a((t2 + ε1)t+ e2) + 2
nb(t2 + ε1) + 2
2nct+ 23nd+ ε1
The faithful rounding condition in equation (6.4) then requires:
|p− pˆ| ≤ 23n − 1
|(at+ 2nb)ε1 + aε2 + ε3| ≤ 23n − 1
So in this case p − pˆ is linear in variables εi. In such cases the heuris-
tic iterative algorithm held within equations (6.3) reduces to the following
process:
• Set ei = η/(λin) where n is the number of operators.
• Compute ∂Ri∂ej for all i and j.
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In this case the λi terms are as follows:
λ1 = max |at+ 2nb| = (2n − 1)(2n+1 − 1)
λ2 = max |a| = 2n − 1
λ3 = 1
Using the heuristic navigation algorithm held within equations (6.5) requires




















Now the techniques on truncating arbitrary arrays can be applied. Applying
the truncation scheme with such an error bound will result in array trunca-
tions, a constant addition and finally the removal of the least significant r
columns. An implementation of the cubic without any rounding would be
as follows:
t2[2n− 1 : 0] = t2
t3[3n− 1 : 0] = t× t2
p[4n− 1 : 0] = a× t3 + ((b× t2) << n) + ((c× t) << 2n) + (d << 3n)
If each of these SOPs were truncated using the truncation of arbitrary array
technique with a permissible maximum absolute error bound of ei = ui2
ri
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Figure 6.3.: 16 bit Truncated Squarer Array.
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Figure 6.4.: 16 by 18 bit Truncated Multiplier Array.
where ui ∈ (1/2, 1] then the implementation would have the following bit
widths (denoting trunc(op, error) as the result of applying truncation to
operator op by exploiting the error freedom error):
sqr[2n− r1 − 1 : 0] = trunc(t2, e1)
cube[3n− r2 − 1 : 0] = trunc(t× (sqr << r1), e2)
pˆ[4n− r3 − 1 : 0] = trunc(((a× cube) << r2) + ((b× sqr) << (n+ r1))
+ ((c× t) << 2n) + (d << 3n), e3)
The result of exploiting the errors defined in equations (6.6) for each of
these SOPs is shown in Figures 6.3, 6.4 and 6.5 in the case when n = 16
which uses Booth radix-4 and squarer arrays described in Section 6.1. The
unfilled circles represent partial product bits which have been removed by
the truncation, constant ones have been added within the partial product
array and finally the least significant qi columns are removed after each
array has been summed.




namely the rate of change of the number of partial product bits removed
with respect to the error. Small changes in the errors are unlikely to alter the
output bit width of the operator, therefore it is assumed that error changes
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Figure 6.5.: Truncated SOP Array.
only affect the number of partial product bits in the given operator. A value
can be given to
∂Rj
∂ei
by considering the extra amount of error required to
remove another partial product bit from the operator array. The method
for truncating an arbitrary array described on page 187 states that with an
error of the form u2r a set of bits ∆ is removed from the array whose value
is bounded by:
val(∆) < (2u− 1)2r = 2e− 2dlog2 ee
If the truncation removes k columns from the array then removing another
partial product bit would requiring increasing val(∆) by 2k and for the







2ki−1 j = i
0 otherwise
where ki is the number of truncated columns in the ith operator. Simplifying
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the algorithm held within equations (6.5) in light of this heuristic produces
the following procedure which will work whenever pˆ is linear in the variables
εi and the DFG only consists of SOPs:
• Set ei = η/(λin) where n is the number of operators.
• Compute the number of truncated columns ki which results in exploit-
ing error ei in operator i.












The second example comes from the 2D interpolation of four unsigned n bit
integer values a, b, c and d which requires calculating:
p = (1− t)(1− s)a+ (1− t)sb+ t(1− s)c+ tsd
The interpolating values t and s are in the interval [0, 1], this interval can
be achieved by replacing t and s with t/(2n−1) and s/(2n−1) respectively,





























tsa+ tsb+ tsc+ tsd
(2n − 1)2
where t is the bit wise inversion of t. A natural overall accuracy requirement
is that of allowing an absolute error of at most 1 which will return one of
the nearest integers, hence in this case η = 1. An example architecture that
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This has an operator graph shown in Figure 6.6. This architecture has six
t














Figure 6.6.: DFG of Bilinear Interpolation.
operators and thus has six potential locations for errors to be introduced.
The maximum absolute allowable error is again denoted by ei and is indi-
cated in Figure 6.6. If the actual error at each node is εi then the actual
value of the implementation returns the following value:
sˆa,b =
sa+ sb+ ε1
2n − 1 + ε3
sˆc,d =
sc+ sd+ ε2
2n − 1 + ε4
pˆ =
tsˆa,b + tsˆc,d + ε5
2n − 1 + ε6
This design also has pˆ which is linear in variables εi which means that the
linear version of the iterative heuristic algorithm held within equations (6.5)
is still appropriate. However, this design requires exploiting error freedom
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in constant division. If the ei variables are written as follows:
e1 = u1 × 2r1 u1 ∈ (1/2, 1]
e2 = u2 × 2r2 u2 ∈ (1/2, 1]
e3 = u3 × 2r3 u3 ∈ [1, 2)
e4 = u4 × 2r4 u4 ∈ [1, 2)
e5 = u5 × 2r5 u5 ∈ (1/2, 1]
e6 = u6 × 2r6 u6 ∈ [1, 2)
This translates into a design with the following bit widths:
SOP1[2n− r1 − 1 : 0] = trunc(sa+ sb, e1)
SOP2[2n− r2 − 1 : 0] = trunc(sc+ sd, e2)
sˆa,b[n− 1− r3 : 0] = trunc
(
2r1−r3SOP1
2n − 1 , 1
)
sˆc,d[n− 1− r4 : 0] = trunc
(
2r2−r4SOP2
2n − 1 , 1
)
SOP3[2n− r5 − 1 : 0] = trunc(tsˆa,b + tsˆc,d, e5)
pˆ[n− 1− r6 : 0] = trunc
(
2r5−r6SOP3
2n − 1 , 1
)
The first step in applying the heuristic algorithm held within equations (6.5)
is the calculation of the values of λi:
λ1 = max
∣∣∣∣ ∂pˆ∂ε1
∣∣∣∣ = max ∣∣∣∣ t(2n − 1)2
∣∣∣∣ = 12n − 1
λ2 = max
∣∣∣∣ ∂pˆ∂ε2
∣∣∣∣ = max ∣∣∣∣ t(2n − 1)2
∣∣∣∣ = 12n − 1
λ3 = max
∣∣∣∣ ∂pˆ∂ε3








∣∣∣∣ = max ∣∣∣∣ 12n − 1





The starting values of ei when applying the heuristic algorithm held within
equations (6.5) are ei =
η
λin
where n is the number of operators, which, in
this case, is six. The starting values of ei are then the following:
e1 = e2 = e5 =
2n − 1
6
e3 = e4 = e6 =
1
6




must be calculated. A value has already been given to
∂Rj
∂ei
for a SOP, it is thus required to establish a value for constant division.
Recall from the previous chapter on page 179 that the constant division of
unsigned m bit number x by d, implemented as (ax+ b) >> k is completely
determined by the value k. For a faithfully rounded scheme, the optimal












Allowable error introduced into the constant division is via dividing x by 2r










If the error is doubled then r increases by one and kopt will change if one of
the following ∓ conditions holds:





If this condition holds, k would be decreased, which will remove one partial
product row from the product ax, removing m bits. Whether or not this
condition is satisfied, the output of the constant divisor has between reduced
by 1 bit. If the result of the constant division is subsequently used in another
operator, further partial product bits will be removed. Let ni,j denote the
bit width of the variable that the output of operator i is multiplied by in
operator j, So if operator i is a constant division operator with input bit
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width nq,i for some q, the constant for division is di, kopt for the operator











j = i and cond holds












Simplifying the algorithm held within equations (6.5) in light of this new
heuristic produces the following procedure which will work whenever pˆ is
linear in the variables εi and the DFG consists of SOPs and constant divi-
sions:
• Set ei = η/(λin) where n is the number of operators.
• Compute the number of truncated columns ki which results in exploit-
ing error ei in SOP i.
• Compute the constant shift value ki used in exploiting error ei in
constant division i.






2ki−1 j = i
0 otherwise







j = i and cond holds































The last example investigates the situation where pˆ is non linear in variables
ε. It concerns the implementation of an instance of a Gabor filter [52]:
e−(a









If a and b are n bit fixed point unsigned numbers in the interval [0, 1) then
this polynomial can be assumed to have integer inputs if a and b are replaced













A natural overall accuracy requirement is that of allowing an overall error
equal to the precision of the inputs, namely 2−n. This can be achieved by
seeking an accuracy of η = 27n+3 of the following polynomial:







Rewriting this polynomial as follows gives rise to an example architecture:
t = a2 + b2
t2 = t
2

























Figure 6.7.: DFG of Gabor Filter.
Finally, writing this as a combination of SOPs and constant divisions pro-
duces the following architecture:








p = 28n+3 − 26n+3t+ 24n+2t2 − t4
This has an operator graph of a form found in Figure 6.7. This architecture
has five operators and thus has five potential locations for errors to be
introduced. The maximum absolute allowable error is again denoted by ei
and is indicated in Figure 6.7. If the actual error at each node is εi then
the actual value of the implementation returns the following value:









pˆ = 28n+3 − 26n+3t+ 24n+2t2 − t4 + ε5
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+ ε4 − ε5




the λ coefficients are the maximum absolute value of the coefficients of p− pˆ























+ e4 + e5
The first stage in applying the heuristic iterative algorithm held within



































These equations along with
∑
α λαe
α = η can be solved via Gro¨bner bases
techniques. In the case of n = 16 the solution which satisfies ei ≥ 0 is:
e1 = 13107.154666879
e2 = 0.11258983× 1015
e3 = 0.249230401× 1035
e4 = 0.830768004× 1034
e5 = 0.830768004× 1034
If the errors are of the following form:
e1 = u1 × 2r1 u1 ∈ (1/2, 1]
e2 = u2 × 2r2 u2 ∈ (1/2, 1]
e3 = u3 × 2r3 u3 ∈ (1/2, 1]
e4 = u4 × 2r4 u4 ∈ [1, 2)
e5 = u5 × 2r5 u5 ∈ (1/2, 1]
Then the implementation will have the following bit widths:
tˆ[2n− r1 : 0] = trunc(a2 + b2, e1)
tˆ2[4n− r2 + 1 : 0] = trunc(22r1 tˆ2, e2)
tˆ3[8n− r3 + 3 : 0] = trunc(22n+r1+r2+2tˆ× tˆ2 − 22r2 tˆ22, e3)







pˆ[8n− r5 + 3 : 0] = trunc(28n+3 − 26n+r1+3t+ 24n+r2+2t2 − 2r4t4, e5)
In order to implement the iterative step of the algorithm held within equa-














































































+ f4 + f5 = 2
7n+3
Given the current values of ei and
∂Ri
∂ej
, this set of polynomial equations
can be solved via Gro¨bner bases techniques to establish the updated error
values fi. This now establishes how the iterative algorithm deals with the
case when pˆ is non linear in variables ε and given that the previous two
examples gave value to ∂Ri∂ej in the case of a SOP and constant division
operator it is now possible to give a full description of the iterative heuristic
algorithm initially put forward in the equations (6.3). This is given in the
next section.
6.3.3. Procedure for Error Landscape Navigation
For the general case it is assumed that p has rational coefficients and in-
teger inputs. If an input is actually fixed-point then, as in the case of the
cubic polynomial and Gabor filter examples, it can be replaced by x/2n for
some integer n, where x is now an integer input. It is also assumed that
a DFG exists consisting of sum-of-product operations or constant division




where si is a constant zero or one, ri are constant non-negative integers and
xi and yi are integer variable inputs or fixed-point intermediate variables.
Such SOPs can be embodied in a single array with ri aligning the prod-
ucts with respect to each other. It is also assumed that bounds on each
intermediate variable are known. As discussed on page 49, iterative use of
Satisfiability Modulo Theories (SMT) can provide tight bounds but with
the risk of the computational complexity resulting in the SMT solvers being
unable to provide proofs in reasonable time. However their use is iterative,
with a bound being produced at each stage which becomes refined, thus early
termination still provides a bound [98]. These bounds allow for bit widths
which are just large enough to hold the values they represent and mean that
prior to error allocation and exploitation, operator cost is reduced. Under
these assumptions the procedure for error landscape navigation can now be
presented.
• Given a polynomial p and an architecture consisting of operations
which are SOPs or constant divisions, construct pˆ which has additive
error εi for each operator.







• Calculate the variables λα which are defined as follows (this can be




• Either use a given starting maximum absolute error bound for each
operator ei or use a default one by solving the following equations via
Gro¨bner bases which includes the maximum absolute error tolerance
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= T for all j∑
α
λαe
α = η (6.7)
• For each SOP operator with associated maximum absolute allowable
error ei write ei as ei = ui2
ri where ui ∈ (1/2, 1]. Exploiting the error
freedom will result in reducing the output bit width by ri.
• For each constant division operator with associated maximum abso-
lute allowable error ei write ei as ei = ui2
ri where ui ∈ [1, 2). Exploit-
ing the error freedom will result in reducing the output bit width by
ri.
• Calculate the new bit widths of the resultant DFG ni,j which is the
bit width of the intermediate variables emerging from operator i into
operator j.
• For each SOP operator create the partial product array and using
the technique put forward in equation (6.1.1) calculate the number of
truncated columns ki.
• For each constant division operator which requires the division by
di implement a faithfully rounding of x/(2
ridi) via the method put
forward in equations (6.1) and calculate the associated shift value ki.






2ki−1 j = i
0 otherwise
• Compute ∂Rj∂ei for each constant division operator j where nq,i is the
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j = i and cond holds












• While the following are not equal for all j (alternatively the algorithm
can be iterated for a maximum number of iterations and the iteration




























α = η (6.9)
This procedure requires array creation for the SOP operators, the exam-
ples have used Booth radix-4 and squarer arrays which were discussed in
Section 6.1. However, the procedure can be used where the operators can be
implemented via the summation of any binary array. In particular there are
a variety of differing multiplier architectures which result in the summation
of a binary array, with which this procedure can be used.
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6.4. Fixed-Point Polynomial Hardware Heuristic
Cost Function
Given the plethora of potential different DFGs that can be created for the
same polynomial, combined with the multitudinous ways in which the errors
can be assigned to each operator, there are numerous potential implementa-
tion candidates. Applying logic synthesis to all of them is time consuming
and costly, moreover the iterative algorithm could be augmented by early
feedback on the quality of the designs that are being produced. This early
feedback can be provided by a hardware heuristic cost function which should
be simple to evaluate and sound in its discrimination. In this section, such
a heuristic is developed. A heuristic for the area of the implementation
has shown to be reliable, as such, an area heuristic is presented here. This
heuristic cost function is developed using a unit area cost model for AND
and OR gates and a unit area cost of two for XOR gates and is developed
here by starting with a binary integer adder.
6.4.1. Binary Integer Adder
The starting point for the heuristic cost function is an integer adder with a
logarithmic construction. A reference point is taken from the background
material in Chapter 2 on page 36 and use a parallel prefix architecture [149].
Consider the sum, s, of two w bit inputs a and b. Letting ai, bi and si denote
the ith bit of a, b and s respectively then si can be expressed as:
si = xi ⊕ (gi−1 ∨ (pi−1 ∧ gi−2) ∨ (pi−1 ∧ pi−2 ∧ gi−3) ∨ ...
∨ (pi−1 ∧ pi−2...p1 ∧ g0))
where gi = ai ∧ bi pi = ai ∨ bi xi = ai ⊕ bi
where ∨, ∧ and ⊕ denote logic operations OR, AND and XOR respectively.
A parallel prefix architecture uses the following intermediate variables:
Pi−1,0 = pi−1 ∧ pi−2 ∧ ... ∧ p1
Gi−1,0 = gi−1 ∨ (pi−1 ∧ gi−2) ∨ (pi−1 ∧ pi−2 ∧ gi−3) ∨ ... ∨ (pi−1 ∧ pi−2...p1 ∧ g0)
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Table 6.1.: Area cost of Parallel Prefix Adder.
Signal Creation Area Cost
g, p and x 4w
G2i+1,2i P2i+1,2i for all i 3w/2
G4i+3,2i G4i+2,2i P4i+3,2i P4i+2,2i for all i 3w/2
. . . . . .
Gw−1:0 Gw−2:0 ... Gw/2:0 w
si for all i 2w
Total w2 (3dlog2we+ 11)
Recursive formulae for these variables are as follows:
Pi−1,0 = Pi−1,j ∧ Pj−1,0
Gi−1,0 = Gi−1,j ∨ (Pi−1,j ∧Gj−1,0)
These recursive definitions of P and G are used to logarithmically create
Gi−1,0 for all i:
si = xi ⊕Gi−1,0
The delay and area cost of the logarithmic steps involved in the adder are
(using cost one for AND and OR gates and cost two for XOR gates) is
summarised in Table 6.1.
6.4.2. Binary Rectangular Arrays
In the case of a parallel reduction of a rectangular array of bits, reduction
cells, such as a Full Adder (FA), are used to reduce the array to a point
at which an integer adder can be used. Full adders sum three bits, the
equations for the two bit result can be written as:
sum = (a⊕ b)⊕ c
carry = a ∧ b ∨ (c ∧ (a⊕ b))
Using the unit cost model, a full adder has delay 4 and area 7. Figure 6.8
shows how repeated use of full adders can be used to reduce a rectangular
array of height 6. At each level the height of the array is reduced by 2/3,
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Figure 6.8.: Reduction of a Binary Rectangular Array.
area(sum(h,w)) can be computed recursively as:































whFA + area (sum (2, w))
where





Assuming full adders have area 7 and using Section 6.4.1:
















Note that these formulae simplify to the binary integer adder case when
h = 2.
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Figure 6.9.: 10 by 10 Multiplier Booth Radix-4 Array.
6.4.3. Arbitrary Binary Array
In the case of an arbitrary binary array, its important characteristics are
its width w, height h and the number of bits within the array pp. The
argument from the previous section can be lifted, using the fact that wh
can now be replaced by pp giving rise to:

















The cost of implementing an arbitrary binary array is a crucial object upon
which other heuristics is built.
6.4.4. Multipliers
The heuristic cost of array reduction has been established, this leaves the
question of array creation cost. Recall from the background material on












(a (b2i−1 + b2i − 2b2i+1)) 22i
Noting that b2i−1 + b2i − 2b2i+1 ∈ {−2,−1, 0, 1, 2} and these multiples of a
are easy to produce (in redundant form in the case of −a = a+ 1). Figure
6.9 shows the multiplication array for an unsigned 10 bit Booth radix-4
multiplication. A bit in the array can be formulated as:
ppi,j = ((aj ⊕ b2i+1) ∧ (b2i ⊕ b2i−1)) ∨
(
(aj−1 ⊕ b2i+1) ∧ (b2i ⊕ b2i−1) ∧ (b2i+1 ⊕ b2i)
)
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An efficient implementation of the array requires the creation, for i =
0 . . . bm/2c, of:
t0i = a⊕ b2i+1
t1i = b2i ⊕ b2i−1
t2i = b2i+1 ⊕ b2i
t3i = t1i ∧ t2i
Followed by for i = 0 . . . bm/2c and j = 0 . . . n:
ppi,j = (t0ij ∧ t1i) ∨ (t0ij−1 ∧ t3i)
Hence using the cost model provides the following Booth multiplier heuristic
cost:
area(multBooth(n,m)) ≈ 5nm/2 + area(array(m/2, n+m,nm/2))
6.4.5. Squarers
Using the squarer construction from Section 6.1 reduces a standard AND
array of the following form in the case of a four bit input a:
a3 ∧ a0 a2 ∧ a0 a1 ∧ a0 a0 ∧ a0
a3 ∧ a1 a2 ∧ a1 a1 ∧ a1 a0 ∧ a1
a3 ∧ a2 a2 ∧ a2 a1 ∧ a2 a0 ∧ a2
a3 ∧ a3 a2 ∧ a3 a1 ∧ a3 a0 ∧ a3 +
a3 ∧ a2 a3 ∧ a1 a2 ∧ a1 a2 ∧ a0 a1 ∧ a0 a0
a3 a3 ∧ a0 a1
a2
For an n bit squarer, n(n−1)/2 bits are duplicated and the simplified array
consists of n(n+ 1)/2 bits. Conclude that:
area(squarer(n)) ≈ n2/2 + area(array(n/2, 2n, n2/2))
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6.4.6. Constant Multiplication
Constant multiplication may occur within a SOP and does occur in the mul-
tiply add scheme of the constant division operators. Recall from Section 6.1
that a canonical signed digit implementation of a multiplication of variable
x[m − 1 : 0] by constant a[n − 1 : 0] requires the creation of a signal c, via
the following algorithm:
Input a[n− 1 : 0] binary string to be encoded




for i = 0 to n {
ti = ti−1 ∨ (ai ⊕ ai−1)
ci = ti? (ai+1? 1 : 1) : 0 }
end
The array width will be m + n and the height will be number of non zero
entries in c, this is the same as the Hamming weight of the intermediate
variable t, denoted Hamm(t). The number of partial product bits is approx-
imately mHamm(t). In conclusion the heuristic cost function of multiplying
x[m− 1 : 0] by constant a[n− 1 : 0] is as follows:
area(ax) ≈ area(array(Hamm(t), n+m,mHamm(t)))
where t satisfies ti = ti−1 ∨ (ai ⊕ ai−1).
6.4.7. Example Heuristic Calculation Cost
As an example, consider the heuristic area cost of implementing the set of
SOPs associated with the cubic polynomial example shown within Figures
6.3, 6.4 and 6.5. Their width, height and partial product count is shown in
Table 6.2:
Now the heuristic cost function for Booth multiplication and squarer ar-
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Table 6.2.: Characteristics of the Partial Product Arrays of a Cubic
Polynomial Implementation.
Operator Height Width Partial
Product
Count
squarer 9 22 110
multiplier 10 24 144
SOP 31 25 465
rays return the following values:
area(multBooth(n,m)) ≈ 5nm/2 + area(array(m/2, n+m,nm/2))
area(squarer(n)) ≈ n2/2 + area(array(n/2, 2n, n2/2))
So if a SOP is constructed from Booth multipliers and is subsequently trun-
cated, resulting in an array with height, width and partial product bit count
h, w and pp then the heuristic area cost would be:
area(arrayBooth(h,w, pp)) ≈ 5pp+ area(array(h,w, pp))
Similarly if a SOP is constructed from squarers and is subsequently trun-
cated, resulting in an array with height, width and partial product bit count
h, w and pp then the heuristic area cost would be:
area(arraysquarer(h,w, pp)) ≈ pp+ area(array(h,w, pp))
Recalling the heuristic cost of an array from equation (6.10):
















Then the total area cost of the cubic polynomial can be calculated, the
intermediate steps can be found in Table 6.3.
As an example of calculating the heuristic cost of implementing a constant
division, consider a faithful rounding of x/3 where x is 32 bits in length
say, as may occur in an implementation of the Gabor filter example. The
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Table 6.3.: Cubic Polynomial Heuristic Area Cost.
Operator Height Width Partial Array FA Array Total
Product Creation Count Reduction Area
Count Cost Area Cost
squarer 9 22 110 110 4 904 1014
multiplier 10 24 144 720 4 1121 1841
SOP 31 25 465 2325 7 3389 5714
Total 8569
equations for the multiply add scheme in the case of faithful rounding were
represented in equations (6.1) for dividing an m bit number by d:






















b+ = 0 b− = minHamm
(
(2k
− − a−d)b2m/dc, 2k− − 1
)
Substituting m = 32 and d = 3:






















b+ = 0 b− = minHamm
(
(2k
− − 3a−)b232/3c, 2k− − 1
)
Evaluating these expressions gives rise to the following:
(a, b, k) = (k+ < k−)? (a+, b+, k+) : (a−, b−, k−)
k+ = 31 k− = 32
a+ = 715827883 a− = 1431655765
b+ = 0 b− = minHamm (1431655765, 4294967295)
So the optimal design is (a, b, k) = (715827883, 0, 31). Now the heuristic
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area cost for the constant multiplication of 32 bit x by the 30 bit constant
715827883 is:
area(715827883x) ≈ area(array(Hamm(t), 62, 32Hamm(t)))




The Hamming weight of t is 16 so the final heuristic area cost is:
area(715827883x) ≈ area(array(16, 62, 512)) ≈ 4168
In this manner a heuristic area cost for an implementation of an architec-
ture consisting of truncated SOPs and constant divisions using the multiply
add scheme can be constructed. The accuracy of this heuristic cost function
put forward in this section is established by the logic synthesis of multiple
candidate designs within the following experiments section and ascertain-
ing whether application of the heuristic cost function would have correctly
predicted the results of the synthesis.
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6.5. Experiments
The procedure in Section 6.3.3 was implemented using Singular [43] for the
polynomial manipulations and Hector [165] for the SMT operations. The
output of the procedure is HDL which includes constant division and trun-
cated SOPs. The constant division HDL is a single piece of parameterisable
code which performs the faithfully rounded division of an n bit input by
constant d. For the truncated SOPs a single piece of highly parameterisable




This HDL handled the cases of multiplication, squarers and constant multi-
plication. The arrays created in this HDL used a Booth radix-4 architecture
for the multipliers and the arrays described in Section 6.2 for the squarers
and constant multiplication. To facilitate the truncation of this HDL, and
any HDL containing an array, in the presence of a maximum absolute error
bound utilising the bounded error array Theorem (6.1.1), a tool was created
which performed the operations described in Figure 6.10. Here, Hector is
used to prove whether each bit of the partial product array is possible to
evaluate to one for any possible input. This enables the creation of a robust
flow at the expense of the runtimes of potentially hundreds of small lem-
mas. However, all these lemmas for all the SOPs present in the DFG can
be parallelised.
The three examples, cubic polynomial, bilinear interpolation and Gabor
filter, used for exposition were taken through the entire procedure. A bit
width of n = 16 was used throughout. The iterative error navigation proce-
dure in Section 6.3.3 was performed with 100 iterations, in cases where the
procedure did not terminate within this number of iterations, the iteration
which had the smallest range of elements in equation (6.8) was returned. In
order to demonstrate the properties of the iterative procedure, as well as the
starting state being determined by solving the equations (6.7) other start-
ing points were chosen. All the architectures that arose from the multiple
starting designs and the results of the performing the iterative refinement











Figure 6.10.: Flow for Truncating an HDL Array.
previous two chapters and the area-delay curves produced.
As part of each iteration, Singular was used to solve a set of multivariate
polynomials. The Singular runtime for each iteration for each design was
less than a second. The number of variables is the number of nodes in
the DFG and in practice it is not expected that the number of nodes will
be such that Singular will not run in a reasonable time. The majority of
time for an iteration was the Hector runtimes found while performing the
flow illustrated in Figure 6.10. For each iteration and each SOP the lemmas
were proven serially. There are three SOPs in the cubic polynomial, three in
the bilinear interpolation example and four in the Gabor filter, the average
runtimes for these proofs for each of these SOPs can be found in Table
6.4. Thus a hundred iterations of the procedure requires orders of hours
to run with the Gabor filter requiring approximately 13 hours to finish its
iterations. These runtimes can be shrunk be either parallelising the proofs
of the lemmas or by constructing the binary array at the same time as
constructing the partial product array and thus removing the array creation
from being embedded directly into HDL.
6.5.1. Comparison of Word-length Optimisation versus
Array Truncation
For a given error distribution throughout the DFG, a method of exploit-
ing the error freedom is to use word-length optimisation. For each of the
architectures using array truncation techniques an equivalent architecture
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Table 6.4.: Runtimes of Hector Lemmas Determining Non Zero Partial
Product Bits.
Benchmark SOP SOP SOP SOP
Runtime Runtime Runtime Runtime
(s) (s) (s) (s)
Cubic Polynomial 40 28 304 −
Bilinear Interpolation 44 44 53 −
Gabor Filter 122 108 481 51
was constructed which exploited the same error at each DFG node, but
used round towards zero rounding for its error exploitation. For the cases
of constant division the prior work found in [141] was used as the only
existing fully parallel constant division algorithm. The area-delay graphs
below each contain four curves, namely the start and end of the iterative
algorithm using array truncation techniques and word-length truncation.
The results for the cubic polynomial can be found in Figure 6.11, where
the starting set of maximum absolute error bounds for each operator were
determining by solving the set of equations (6.7). In addition, other starting
error states were considered which gave all the error freedom to some of the
nodes. The results from two other starting states can be found in Figures
6.12 and 6.13. These curves demonstrate that the array truncation offers
area improvement benefits over the equivalent word-length optimisation, in
this case, peaking around 47%. However, Figure 6.12 demonstrates that
array truncation, in this case, produces a strictly worse design which is 20%
slower and up to 15% larger (note also that the start and end designs of the
iterations coincide). In this particular case, part of the word-length design
implements the following function:
t2 = t× t
t3 = (t× t2) >> r2
The array truncated version truncates the second of these operators. It has
been demonstrated in Chapter 5 that array truncation produces strictly su-
perior implementations when compared to correctly rounded designs, how-
ever this property may be negated in the presence of other surrounding
operators. Recall from the section on datapath synthesis on page 43 in
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Chapter 2 that collections of particular operators can be grouped and op-
timised as a single datapath operator by logic synthesis tools. One such
collection of operators are product-of-sums expressions which include de-
signs of the following form:
(A×B)× C
Such designs are optimised by logic synthesis tools by not performing the
final carry propagate addition for the product A×B, but leaving the result
in a redundant form, say E+F . It is then required to implement (E+F )×C,
this can be efficiently achieved by creating a Booth type array, more details
can be found in [183]. Truncation techniques can be used in addition to
such optimisations, however this will require far tighter integration with
logic synthesis tools and is the subject of future work. These issues will be
the cause of all such anomalies.
Figure 6.11.: Cubic Polynomial Area-Delay Curves.
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Figure 6.12.: Cubic Polynomial Area-Delay Curves — Starting State 2.
Figure 6.13.: Cubic Polynomial Area-Delay Curves — Starting State 3.
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The result of applying the procedure to the bilinear interpolation can be
found in Figure 6.14 and other starting error states in Figures 6.15 and 6.16.
These curves demonstrate that the array truncation offers consistent area
improvement benefits over the equivalent word-length optimisation, in this
case peaking around 44%.
Figure 6.14.: Bilinear Interpolation Area-Delay Curves.
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Figure 6.15.: Bilinear Interpolation Area-Delay Curves — Starting State 2.
Figure 6.16.: Bilinear Interpolation Area-Delay Curves — Starting State 3.
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The result of applying the procedure to the Gabor filter can be found
in Figure 6.17 and other starting states in Figures 6.18 and 6.19. These
curves also demonstrate that the array truncation offers consistent area
improvement benefits over the equivalent word-length optimisation, in this
case peaking around 46%.
Figure 6.17.: Gabor Filter Area-Delay Curves.
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Figure 6.18.: Gabor Filter Area-Delay Curves — Starting State 2.
Figure 6.19.: Gabor Filter Area-Delay Curves — Starting State 3.
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6.5.2. Validation of Area Heuristic Cost Function
The accuracy of the heuristic area cost function developed in Section 6.4
is now ascertained for the experiments performed. The heuristic area cost
function provides a single value which aims to encapsulate the area of the
implementation independently of the delay for which the design is synthe-
sised. For each of the nine area-delay graphs in the previous section where,
for a given delay, all four designs met timing at that delay the respective
areas of each design should ideally correlate with the four associated heuris-
tic area cost values. For each of the nine area-delay graphs in the previous
section the delay values for which area figures exist for all four designs were
ascertained. Synthesis figures associated with these delays were retained
and the rest were discarded. For each graph, at each delay, the designs
were given a ranking in terms of their hardware area. These ranks should
ideally match the ranks that the area heuristic cost function would order
the curves.
For each graph, these ranking pairs were tested using Spearman’s rank
correlation coefficient [154] which returns a value of 1 if each of the variables
is a perfect monotone function of the other. The correlation coefficients
for these nine curves can be found in Table 6.5. The negative correlation
coefficient in the case of the cubic polynomial with starting state 2 is related
to the anomaly discussed in the previous section where the area heuristic
cost function incorrectly asserted that the word-length design will have an
implementation area strictly larger than the array truncated version. If this
anomalous result is removed from consideration, the average correlation
coefficient is 0.91.
The high correlation coefficients lend evidence to the fact that the heuris-
tic area cost function can be used to discriminate between design candidates
and thus potentially mitigate the need for costly and time consuming logic
synthesis experiments on all candidate designs. However, there is a limita-
tion in the approach used in this heuristic cost function creation. The area
heuristic cost function is a sum of area costs for each node, the heuristic
does not use the configuration of the nodes in its calculation. In Figure
6.20, node A appears in two locations and the heuristic cost function will
assign the same area value to each of these nodes. However, during logic
synthesis, the area of the nodes on the critical path will be larger than those
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Cubic Polynomial Starting State 2 -0.33
Cubic Polynomial Starting State 3 0.84
Bilinear Interpolation 0.97
Bilinear Interpolation Starting State 2 0.89
Bilinear Interpolation Starting State 3 0.83
Gabor Filter 0.93
Gabor Filter Starting State 2 1.00
Gabor Filter Starting State 3 0.85
off the critical path. Given that there is one A node on and off the critical
path, their actual hardware area costs will differ, despite the area heuristic
cost function assigning the same area cost to both. It is this context insen-
sitivity that potentially undermines the applicability of the area heuristic
cost function created. Extending the heuristic cost function to overcome




Figure 6.20.: Sample DFG Highlighting a Limitation of the Area Heuristic
Cost Function.
6.5.3. Quality of Error Landscape Navigation
In order to determine the quality of the iterative procedure put forward
in Section 6.3.3, all the start and end designs associated with the cubic
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polynomial were extracted from Section 6.5.1 and combined in a single fig-
ure, Figure 6.21 (note that the iteration using starting state 1 returned an
end state identical to the start state and has thus been omitted from this
figure). Figure 6.21 shows that the iterative procedure results in implemen-
tations which are typically 5% and up to 18% larger when compared to the
implementation associated with the starting state. However, repeating the
exercise for the bilinear interpolation and the Gabor filter results in Figures
6.22 and 6.23 respectively (a zoom of Figure 6.23 can be found in Figure
6.24). These figures demonstrate a consistent advantage of performing the
iterative procedure, with an average area improvement of 11% and 23% for
the bilinear interpolation and Gabor filters respectively and a maximum
percentage area improvements are 40% and 87% respectively. The advan-
tage seen by the application of the iterative procedure will depend upon
the proximity of the starting state to a local extremum. Certainly, if the
starting state has a global error that does not fully exploit the global er-
ror freedom, the iterative procedure will certainly produce error allocations
which do fully exploit the freedom.
Figure 6.21.: Area-Delay Curves for the Start and End Implementations of
the Iterative Procedure for the Cubic Polynomial.
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Figure 6.22.: Area-Delay Curves for the Start and End Implementations of
the Iterative Procedure for the Bilinear Interpolation.
Figure 6.23.: Area-Delay Curves for the Start and End Implementations of
the Iterative Procedure for the Gabor Filter.
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Figure 6.24.: Zoom of Area-Delay Curves for the Start and End Implemen-
tations of the Iterative Procedure for the Gabor Filter.
The iterative procedure has the potential to refine a given error distribu-
tion and return another whose exploitation results in implementations with
reduced hardware implementation costs. However, the iterative procedure
returns a design which satisfies the optimality condition in equation (6.2)
on page 194, which is the condition for an extremum of the error landscape.
We are unable to establish an a priori method for determining the nature
of this extremum, namely whether it is a local maximum or minimum.
The start state which uses the default error distribution defined by solving
the set of equations (6.7) and the result of performing the iterative proce-
dure on this collection of errors are both strong design choices. To illustrate
this, these two implementations were synthesised along with implementa-
tions which had arbitrary error assignments to each node of the respective
DFG which also met the global absolute error requirement. The results for
the cubic polynomial, bilinear interpolation and Gabor filter can be found
in Figures 6.25, 6.26 and 6.27 respectively. These results demonstrate an
average area percentage benefit of 19%, 24% and 22% for the three design
respectively and an area percentage benefit which peaks at 51%, 41% and
38% respectively.
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Figure 6.25.: Area-Delay Curves for the Arbitrary, Start and End
Implementations for the Cubic Polynomial.
Figure 6.26.: Area-Delay Curves for the Arbitrary, Start and End
Implementations for the Bilinear Interpolation.
237
Figure 6.27.: Area-Delay Curves for the Arbitrary, Start and End
Implementations for the Gabor Filter.
6.5.4. Conclusion
In conclusion, this chapter has demonstrated how to exploit arbitrary error
specifications within a DFG consisting of sum-of-product and constant di-
vision operators, as would occur in a given architecture for implementing a
fixed-point polynomial with rational coefficients. A novel approach to nav-
igating the allocation of errors within the DFG, which attempts to move
towards extrema, has been presented. Experimental results showed that
the new approach to exploiting errors demonstrates consistent benefits over
word-length optimisation with example area reduction up to 46%. The iter-
ative approach to navigating the error landscape moves towards extrema, in
the cases where the approach moves towards a minimum, the area reduction
benefits can be up to 87%. The approach does offer a consistent advantage
over an arbitrary error assignment which meets the global maximum abso-
lute error bound with an area benefit up to 51% in experiments performed.
In addition, an area heuristic cost function has been put forward which has
a been shown to have a high Spearman’s rank correlation coefficient with
respect to actual logic synthesis experiments and can be used, with high
confidence, in correctly discriminating between design alternatives and can
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For the final technical chapter, we turn to the challenge of accurately imple-
menting polynomials with floating-point arithmetic. In doing so, we leverage
some of the contributions from Chapter 5. Floating-point arithmetic pro-
vides the greater dynamic range which fixed-point arithmetic lacks. How-
ever, floating-point implementation costs are orders of magnitude greater
than fixed-point designs. In applications where the range of inputs is not
known at design time, such as radar for navigation, a wide dynamic range
is required. Increased dynamic range can also be required as a result of
the algorithm itself, for example it make be required to implementation
operations such as exponentiation. Finally there are naturally occurring in-
put data types which require high fidelity around zero but limited precision
for large values, such as audio signals, these naturally lend themselves to
the use of floating-point numbers [61]. High performance implementations
for such applications necessitates the creation of hardware that implements
floating-point arithmetic. Errors introduced by floating-point computation
are relative in nature and therefore it is natural to seek floating-point poly-
nomial implementations with a bounded relative error. If pˆ is the result of
an implementation attempting to calculate p, the relative error in doing so
is: ∣∣∣∣ pˆ− pp
∣∣∣∣
Correctly determining the sign of a polynomial requires the relative error to
be strictly less than 1. If a relative error of greater than or equal to 1 were
permitted, say: ∣∣∣∣ pˆ− pp
∣∣∣∣ ≤ 1 + ε ε ≥ 0
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Then returning pˆ = −εp would be permissible but p and pˆ would differ in
their sign. There are countless algorithms in computer aided geometric de-
sign which involve intersections, distance functions and curvature extrema
polynomial calculations [78], which require correctly determining the sign of
a polynomial. Surfaces can be tangential or singular and errors in polyno-
mial evaluation can result in gross errors or catastrophic failure in geometric
calculation [77]. In such applications the smallest values still need an evalu-
ation with correct leading digits and zero, when it occurs, needs to be exact.
If an implementation exhibits a relative error of strictly less than 1, then
the algorithm is said to accurately evaluate the polynomial in question.
Given the implementation cost of floating-point operations, the use of in-
creased precision to gain greater accuracy can degrade performance in both
time and power consumption. Floating-point polynomial implementations
therefore need to be relatively accurate and only use the appropriate level of
precision for evaluation. This chapter provides background on floating-point
arithmetic, a survey of floating-point polynomial implementation techniques
as well as our construction of floating-point multipliers with bounded rela-
tive error. The state of the art in terms of accurate evaluation of polynomi-
als is a non-constructive framework, the main contribution of this chapter is
the presentation of an algorithmic construction which uses the appropriate
precision for different regions of the input domain as well as steps towards
the automation of the technique.
7.1. Floating-Point Background and Algorithms
for Implementing Polynomials
Floating-point numbers, as defined in the IEEE-754 floating-point standard
[1], are represented by the triple: sign, exponent and mantissa, (s, exp,mant).
Excluding exceptional cases, these numbers are interpreted as, for a fixed
integer bias:
(−1)s2exp−bias1.mant
where juxtaposition denotes multiplication and the point is a binary point
in a fixed point number. The binary width of the exponent and mantissa,
ew and mw respectively for the various standard types of floating-point
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Table 7.1.: Floating-Point Types.
Type Notation Sign Exponent Mantissa Bias Roundoff
Width Width Width 2ew−1 − 1 Error
(ew) (mw) (u)
Half F16 1 5 10 15 2−11
Single F32 1 8 23 127 2−24
Double F64 1 11 52 1023 2−53
Quad F128 1 15 112 16383 2−113
Table 7.2.: Floating-Point Interpretation.
sign exponent mantissa Value Name
s exp mant
0, 1 0 0 (−1)s0 ± Zero
0, 1 0 6= 0 (−1)s21−bias0.mant Denormal
0, 1 0 < exp < 2ew − 1 mant (−1)s2exp−bias1.mant Normal Numbers
0, 1 111...111 0 ±∞ ± Infinity
0, 1 111...111 6= 0 Not a Number NaN
0, 1 111...110 111...111 (−1)s2bias(2− 2−mw ) ± MAX FLOAT
numbers can be found in Table 7.1. The number of bits of precision or sig-
nificant bits is mw + 1 as the floating-point format has an implied one. The
roundoff error u is half the distance between 1 and the next representable
floating-point value.
The particular interpretations of the floating-point numbers can be found
in Table 7.2.
Despite having a large dynamic range and representing large integers and
very small fractional numbers, any appearance that floating-point numbers
represent the real numbers is purely illusory. Key properties of real numbers
are routinely violated by floating-point arithmetic. For example (denoting
+ˆ, −ˆ and ×ˆ as floating-point operations) there exist x, a, b and c such that:




a+ˆb = a 6⇒ b = 0
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Accurate computation in light of these fundamental difficulties has given
rise to a plethora of algorithms, for example error-free transformations.
These background algorithms involve floating-point operations which are
assumed to be correctly rounded, in that each floating-point operation will
return the nearest floating-point number using RTE rounding.
7.1.1. Error-Free Transformations
It is known that for the basic floating-point operations +,−,× the error in-
troduced is representable as a floating-point number. The following floating-
point algorithms return this representable error.
The Two Sum algorithm for addition [100]:




In order to do error free multiplication floating-point inputs need splitting
into two floating-point numbers with half the number of significant bits. If
the floating-point format has p significant bits then a split can be achieved
via [44]:






Having performed this split then error free multiplication is:
TwoProduct(a, b) = [x, y]
x = a×ˆb
[a1, a2] = Split(a)
[b1, b2] = Split(b)
y = (a2×ˆb2)−ˆ(((x−ˆ(a1×ˆb1))−ˆ(a2×ˆb1))−ˆ(a1×ˆb2)))
7.1.2. Polynomial Evaluation
There are a variety of strategies to implement a polynomial. Consider a






The dot product implementation is to form the power of x by repeated mul-
tiplication and perform the final coefficient multiplication and summation
as a dot product:
t0 = a0
y0 = 1






In [144], an absolute error bound for the dot product implementation was
found. This is an a posteriori bound, in that it is a function of DotProduct(p),
so no a-priori bound was presented. The analysis assumed |x| ≤ 2−k for
some integer k ≥ 1, |ai| ≤ |a0| = 1 and that no denormalised numbers were
produced during the computation.








The relative error can be bounded as follows, where u is the unit roundoff∣∣∣∣Horner(p)− pp
∣∣∣∣ ≤ nu∑ni=0 |ai||x|i(1− nu)|p|
This classic approach can be enhanced by using the error free transforma-
tions giving rise to the compensated Horner scheme [105] [70]:
sn = an
s′n = 0
for i = n− 1..0
[pi, tpi] = TwoProduct(si+1, x)








The relative error can be bounded as follows [105]:∣∣∣∣CompHorner(p)− pp
∣∣∣∣ ≤ u+ 4n2u2∑ni=0 |ai||x|i(1− nu)2|p|
Note that in both cases if
∑n
i=0 |ai||x|i is significantly greater than |p| then
there is no guarantee of small relative error. This approach essentially ex-
tracts the error at each floating-point operation within the Horner algorithm
and evaluates another polynomial whose coefficients are these errors:
CompHorner(p) = Horner(p)+ˆHorner(p˜)
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where p˜ has coefficients tpi+ˆts i. In [71], this approach is extended to com-
pute p has a sum of polynomials evaluated in a Horner fashion called K-times
compensated Horner.
In [160] a polynomial close to the original is evaluated in its place, which
is chosen be have an exact evaluation in the Horner scheme; the method
is not guaranteed to return better accuracy than Horner but did exhibit a
typical improvement of between a 100 and 1000 factor of accuracy improve-
ment over Horner. In [41], it is noted that extreme accuracy degradation
can occur due to catastrophic cancellation. For example, 2100 − 2100 + 1
will return 0 or 1 when using single precision floating-point arithmetic, de-
pending on the order the additions are performed. This is due to complete
cancellation of the dominant terms 2100 and −2100. The approach in [41]
attempts to set coefficients to zero that would otherwise cause catastrophic
cancellation in a Horner evaluation scheme. This work is targeted at univari-
ate polynomials for function evaluation. Iterative methods of polynomial
evaluation have also been considered in [78] which require solving a system
of linear equations, in certain situations this method will fail to converge.
The dot product and Horner forms of polynomial implementation are
two of many potential implementations. For example the number of dis-
tinct ways of summing n inputs with a two input adder is (2n − 1)!! and
the number of ways of creating xn with a two input multiplier is the nth
Wedderburn-Etherington number [130] [53], which asymptotically approaches:
0.31877× 2.48325n
n3/2
Suffice to say, there are a myriad of potential rewritings of polynomials
in terms of two input operators. Each one of these rewritings exposes a
different level of potential parallelism opportunities, operator count and ac-
curacy. Navigating this space is the subject of [115] where intermediate
variables are represented as intervals and are augmented with a notion of
quality, for example the distance between the infinitely precise and floating-
point value. These quality values are statically propagated throughout the
operations in such a way that operators that introduce the greatest inac-
curacy can be identified and subsequently modified by using rewrite rules
such as associativity, symmetry and distributivity. In this way, floating-
point implementations can have their accuracy improved. The factorial set
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Table 7.3.: Accurate Evaluability of Polynomials.
Polynomial Accurately Evaluable?
x+ y + z No
(a− b)(c− d)(e− f) Yes
z6 + x2y2(x2 + y2 − 3z2) Yes
z6 + x2y2(x2 + y2 − 4z2) No
of potential rewrites has been expressed in [84] in a polynomial fashion using
an Abstract Program Equivalence Graph.
All of these techniques either offer no accuracy guarantee or give an error
bound which is unacceptability large when the polynomial in question is
close to zero. In [114], it is noted that relative error can be infinite when
the polynomial’s true value is zero, factorising the polynomial can solve this
problem but it can be hard to find the roots of polynomials to high enough
accuracy. The approach that does offer accurate evaluation as well as the
potential of only using extra precision where necessary is that put forward
by Demmel et al. in [45], [47] and [46]. True lossy synthesis requires the
complete control of the accuracy involved, as such this is the approach taken
here.
The results in [46] contain the surprising result that it is not possible to
accurately evaluate certain polynomials with only floating-point multiplica-
tion and addition operators. Examples of polynomials that can and cannot
be accurately evaluated can be found in Table 7.3. These results are derived
by consideration of the affine variety of the polynomials in question. The
definition of the affine variety, hereafter called the variety, is as follows:
Definition Affine Variety:
V (f1, f2, ..., fs) = {(a1, a2, ..., an) ∈ kn : fi(a1, a2, ..., an) = 0, i = 1, 2, ..., s}
The variety is the set of inputs which return zero when evaluated for
all fi. A theorem is stated and proven in [46] which gives a necessary
condition on the form of the variety of a polynomial in order for an accurate
evaluation to exist. It is also observed that as the variety is approached
from different directions, the behaviour of the polynomial is determined by
particular dominant terms. A method for determining the directions and
the dominant terms is presented and that it is proven that if each of these
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dominant terms can be accurately evaluated then the entire polynomial
can be accurately evaluated. A proof is also given that a strictly positive
homogeneous polynomial can be accurately evaluated. These results provide
a framework within which an irreducible homogeneous polynomial can be
accurately evaluated. However these results were non-constructive in nature
and an algorithm and error analysis were not presented. We further this
work by presenting an algorithmic construction by way of finalising one of
the primary examples used in [46], namely that of the Motzkin polynomial
to show that it works in practice. During the construction of this worked
example, the implicit power of the method put forward in [46] to allow the
use of only just enough precision is made explicit.
The rest of this chapter begins with the construction of floating-point
multipliers and adders. Given that the goal is polynomial evaluation with
a bounded relative error then the components upon which the evaluation is
based need only bounded relative error and need not be correctly rounded.
We present the construction of lossy floating-point multipliers and adders
which exploit the freedom provided by bounded relative error to create com-
ponents with reduced hardware implementation costs. This is followed by
Section 7.3 which introduces the idea of an allowable variety and gives a nec-
essary condition for polynomial accurate evaluation contained within [46].
This is then followed by Section 7.4 containing the complete Motzkin poly-
nomial worked example. This section is highly analytic and the associated
appendices are very specific but crucial to the contribution of this chapter.
The chapter closes with the challenges and steps to generalisation of the
technique in Section 7.5.
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7.2. Lossy Floating-Point Components
Implementing polynomials with bounded relative error accuracy requires
floating-point components with bounded relative error accuracy. If the
floating-point components can be made to be faithfully rounded then they
will have a relative error of 2−mw where mw is the output mantissa width.
If the infinitely precise answer is representable then this answer will be re-
turned by a faithfully rounded floating-point operation and will thus have
zero relative error. Otherwise the infinitely precise answer (assumed to be
of the form (−1)s2e1.m) resides between two representable numbers (where
m1 and m2 have mw bits of precision):
(−1)s2e1.m1 < (−1)s2e1.m < (−1)s2e1.m2
where |m2−m1| = 2−mw
The relative error in returning either of these two neighbouring floating-
point numbers is:∣∣∣∣(−1)s2e1.m1− (−1)s2e1.m(−1)s2e1.m
∣∣∣∣ = ∣∣∣∣1.m1− 1.m1.m
∣∣∣∣ < 2−mw∣∣∣∣(−1)s2e1.m2− (−1)s2e1.m(−1)s2e1.m
∣∣∣∣ = ∣∣∣∣1.m2− 1.m1.m
∣∣∣∣ < 2−mw
So it suffices to make faithfully rounded floating-point components as these
will have a relative error of strictly less than 2−mw . A technique for con-
structing faithfully rounded floating-point adders and their hardware imple-
mentation benefits can be found in Appendix B. Faithfully rounded integer
multipliers can be leveraged in constructed floating-point multipliers. We
now show, as has already been shown in previous chapters, that relaxing cor-
rect rounded for faithful rounding gives rise to the opportunity to improve
upon the hardware implementation costs.
7.2.1. Lossy Floating-Point Multipliers
We now consider how to construct faithfully rounded floating-point multi-
pliers whose inputs are assumed to exclude denormal and exceptional cases
and are represented by the triples (sa, expa,manta) and (sb, expb,mantb)
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and return an output in the form (sy , expy ,manty). The equations govern-
ing the outputs are:
y ≈ a× b
(−1)sy2expy−bias1.my ≈ (−1)sa2expa−bias1.ma× (−1)sb2expb−bias1.mb
(−1)sy2expy−bias1.my ≈ (−1)sa⊕sb2(expa+expb−bias)−bias(1.ma× 1.mb)
sy = sa⊕ sb
expy = expa+ expb− bias
1.my = 1.ma× 1.mb
These equations need slight modification given that 1.ma × 1.mb produces
numbers in the interval [1,4) and so a one bit renormalisation may be re-
quired as well as rounding. The fixed point steps to producing my , for mw
bit mantissas, are thus:
a[mw : 0] = 2mw +ma// adding in the implied one
b[mw : 0] = 2mw +mb
c[m− 1 : 0] = multFR(a, b)
my = (c[m− 1] == 1)? c[m− 2 : m−mw − 1]
: c[m− 3 : m−mw − 2]
where multFR returns a faithful rounding of the top m bits of the multi-
plication of a and b. Now multFR can be any of the truncation schemes
constructed in Chapter 5. In order to construct the most hardware efficient
floating-point multiplier, a design with the smallest precision for the inter-
mediate variable c is desirable. What is the smallest value of m such that
the floating-point multiplier is faithfully rounded?
7.2.2. Faithfully Rounded Floating-Point Multiplier
Theorem
We now state and prove our theorem regarding a sufficient bit width for the
internal variable c in order for the floating-point multiplier to be faithfully
rounded.
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Theorem 7.2.1 Faithfully Rounded Floating-Point Multiplier Theorem —
A floating-point multiplier with input and output mantissa of width mw
is guaranteed to be faithfully rounded if the integer multiplier is faithfully
rounded keeping mw + 2 bits of precision.
The proof splits into the following cases:
• Case: c[mw + 1] = 0. In this case my = c[mw − 1 : 0] which is
faithfully rounded due to definition of multFR, hence in this case the
floating-point multiplier is faithfully rounded.
• Case: c[mw + 1] = 1 and c[0] = 0. If c is a fixed point number
of the form 2.mw and the infinitely precise answer is r, then during
renormalisation, c[0] is removed. Hence r and c are related as follows:
|r − c| < 2−mw < 2−mw+1
|r − c| < 2−mw+1
In this case, one unit in the last place is 2−mw+1, hence this meets the
accuracy condition.
• Case: c[mw + 1] = 1 and c[0] = 1. Then from the definition of
multFR
|r − c| < 2−mw
−2−mw <r − c < 2−mw
0 <r − (c− 2−mw) < 2−mw+1∣∣r − (c− 2−mw)∣∣ < 2−mw+1
In this case one unit in the last place is 2−mw+1. Also, due to renor-
malisation, the answer returned is c − 2−mw . Due to this inequality,
it can be see that the result will be within one unit in the last place
and hence faithfully rounded.
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In conclusion, if the following fixed-point algorithm is used as part of a
floating-point multiplier, the entire design will be faithfully rounded:
a[mw : 0] = 2mw +ma
b[mw : 0] = 2mw +mb
c[mw + 1 : 0] = multFR(a, b)
my = (c[mw + 1] == 1)? c[mw : 1] : c[mw − 1 : 0]
To see the benefits of our faithfully rounded floating-point multipliers,
these were synthesised against reference designs from Synopsys DesignWare
library [163] for various rounding modes. Comparisons were performed for
multipliers with F16 and F32 inputs. The results are illustrated in Figures
7.1 and 7.2. These figures contain DesignWare round to nearest, ties to even
(DesignWare RTE) and round towards zero (DesignWare RTZ) adders and
the faithfully rounded architecture (Proposed Faithfully Rounded). The re-
sults show that F16 faithfully rounded multipliers can be 9% faster then
DesignWare and up to 54% smaller. The results show that F32 faith-
fully rounded multipliers can be 4% faster then DesignWare and up to 45%
smaller.
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Figure 7.1.: Area-Delay Curves for F16 Multiplier Architectures.
Figure 7.2.: Area Delay Curves for F32 Multiplier Architectures.
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7.3. Accurate Evaluation and Allowable Varieties
Having established how to construct floating-point multipliers and adders
with bounded relative error, we now turn to how to use these components to
implement a polynomial with bounded relative error. The first key idea from
the paper by Demmel et al. [46] is that of an allowable variety. This section
presents a more informal demonstration of the notion, a detailed proof of
these concepts can be found within the paper itself. Accurate evaluation
requires that the varieties of both the polynomial p and its implementation
pˆ are identical . Otherwise the following situations can occur::
p = 0 6= pˆ ⇒
∣∣∣∣ pˆ− pp
∣∣∣∣ = ∣∣∣∣ pˆ0
∣∣∣∣ =∞




Both situations result in an unacceptable relative error. So a necessary
condition for accurate evaluation is that the varieties of p and pˆ are iden-
tical. It is now assumed that only the floating-point operators of addition
and multiplication are available and that these operators have the following
property:
a+ˆb = 0 ⇒ a+ b = 0
a×ˆb = 0 ⇒ ab = 0
These conditions hold if no underflow or overflow occur. Despite round off
error, it is possible that the varieties of p and pˆ are identical, for example
consider the following polynomial:







If p = 0 then a = b or c = d or e = f which then implies that pˆ = 0.
Conversely:
pˆ = 0
⇒ t3 = 0 or t2 = 0
⇒ t0 = 0 or t1 = 0 or e = f
⇒ a = b or c = d or e = f
⇒ p = 0
Thus, in this case, the variety of p and pˆ are identical, so there is poten-
tial that there exists an accurate evaluation of p. However, this simple
polynomial fails the condition:
pˆ = (a+ˆb)+ˆc
In this case, consider c = −1. There are are many floating-point numbers
a and b whose output from a floating-point adder is 1 but whose infinitely
precise sum is not 1. This means that p 6= 0 = pˆ and the relative error is un-
acceptable. In the general case, consider the situation where a floating-point
implementation outputs 0 and there exists an intermediate signal within the
implementation, say X 6= 0, which is the output of operator Y . The inputs
to Y can be altered while leaving output X unchanged and hence the entire
implementation still returns 0. Thus it is possible that pˆ = 0 but the in-
finitely precise result p 6= 0. (There is a caveat that changing X must alter
the output of the implementation for this argument to hold, i.e. it should
not be subsequently multiplied by 0. In this sense, Y must be a non-trivial
operator. Obviously when the implementation returns 0, there must exist
some non-trivial operators, ignoring the trivial case when the polynomial
to be implemented is a constant 0.) Thus, a necessary condition for there
to exist an accurate evaluation of p is that there exists an implementation
which when it returns 0 has all non-trivial operators producing 0 within
it. Some of the non-trivial operators act on the inputs to the polynomial,
if these are producing 0, then certain inputs must have the property that
xi = 0 or xj ± xk = 0. Conclude that if an accurate evaluation of p exists
whose output is pˆ, then pˆ has a variety which is the union of constraints of
the form xi = 0 or xj ± xk = 0. Moreover, given that the varieties of p and
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Table 7.4.: Allowable Varieties and Accurate Evaluability of Polynomials.
Polynomial Variety Allowable Accurately
Variety? Evaluable?
x+ y + z x+ y + z = 0 No No
(a− b)(c− d)(e− f) a− b, c− d, e− f = 0 Yes Yes
z6 + x2y2(x2 + y2 − 3z2) z = y = 0, z = x = 0, Yes Yes
±x = ±y = ±z
z6 + x2y2(x2 + y2 − 4z2) ..., x+ y + z = 0, ... No No
pˆ must be identical if pˆ is an accurate evaluation of p, then the variety of p
is the union of constraints of the form xi = 0 or xj ± xk = 0. If p has this
property, then its variety is said to allowable and unallowable otherwise.
This notion of allowability provides the rationale for the results found in
Table 7.3 on page 247. The varieties and their allowability of the polynomi-
als found in Table 7.3 can be found in Table 7.4. Note that the definition
of allowability is linked to the fact that only floating-point addition and
multiplication are the operators being considered.
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7.4. Accurate Evaluation of the Motzkin
Polynomial
We now supplement the framework put forward in [46] with an algorithmic
procedure and complete error analysis in order to establish an implemen-
tation which accurately evaluates the Motzkin polynomial. The framework
focuses on homogeneous irreducible polynomials of which the Motzkin poly-
nomial is an example. This is an accurate evaluation of the Motzkin poly-
nomial where the inputs are assumed to be F16 non exceptional (only zero
and non denormalised numbers are assumed to be valid inputs) and the re-
quired output relative accuracy is 2−10 in keeping with a faithful rounding
to an F16 output. This particular instance is chosen to be complex enough
to stress the validity of the method, but small enough for the result to be
extensively verified. The aim is to use the standard floating-point types,
F16, F32. F64 and F128 only when necessary and these operations are
faithfully rounded, such that if an operator has output width mw it will
have a relative error of strictly less than 2−mw .
The Motzkin polynomial [125], was first introduced in 1967 by Theodore
Motzkin in response to Hilbert’s non constructive 1888 proof that there
exist polynomials which are non-negative but cannot be written as a sum of
squares of polynomials, and is a primary example in [46]. This polynomial
is defined as follows:
p(x, y, z) = z6 + x2y2(x2 + y2 − 3z2)
Motzkin proved that this polynomial is non negative by use of the arithmetic-
geometric mean property which can be proven using Jensen’s inequality [88],
that for any non-negative numbers x1, x2,..., xn:
x1 + x2 + . . .+ xn
n
≥ (x1x2 . . . xn)1/n
With equality occurring when x1 = x2 = ... = xn. Substituting n = 3,
x1 = z
6, x2 = y
4x2 and x3 = y
2x4 then the following equality is derived for
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any real x, y and z:
z6 + y4x2 + y2x4
3
≥ (x6y6z6)1/3 = z2y2x2
⇒ z6 + x2y2(x2 + y2 − 3z2) ≥ 0
With equality occurring when z6 = y4x2 = y2x4. So the variety of the
Motzkin polynomial is:
z6 = y4x2 = y2x4
± z3 = ±y2x = ±yx2
z = x = 0 or z = y = 0 or ± z = ±y = ±x
The six lines that constitute the variety are represented in Figure 7.3. Note
Figure 7.3.: The Variety of the Motzkin Polynomial.
that the variety is allowable and hence an accurate evaluation is potentially
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possible, using only floating-point adder and multiplier components.
7.4.1. Partitioning the Domain
Accurate evaluation near these lines will require the greatest amount of
precision. Far from these lines a lesser precision is possible. The level of
precision will depend on the proximity to one of these lines. Hence, in
order to ascertain the level of precision required the input domain must
be partitioned into regions which are closer to one line of the variety as
opposed to another. Partitioning the line x = y = z from the others can be
performed on each 2D projection, the projection of the lines of the variety
onto the xy plane can be seen in Figure 7.4. It is required to create the
Figure 7.4.: Projection of the Variety of the Motzkin Polynomial onto the
xy Plane.
constraints such that an arbitrary point (x, y) is closer to the line x = y
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than the other lines x = 0, y = 0 or x = −y. This can be rephrased as:
(x, y) must be closer to x− y = 0 than x = 0 y = 0 x+ y = 0
⇒ |x− y| ≤ |x| |x− y| ≤ |y| |x− y| ≤ |x+ y|
⇒ |x− y| ≤ |x| |x− y| ≤ |y| sgn(x) = sgn(y)
where sgn(x) returns the sign of x, -1 if x < 0, 1 if x > 0 and 0 if x = 0.
The projections onto the other planes can be found in Figures 7.5 and 7.6.
Combining the results of creating the constraints that partition the line
Figure 7.5.: Projection of the Variety of the Motzkin Polynomial onto the
yz Plane.
260
Figure 7.6.: Projection of the Variety of the Motzkin Polynomial onto the
xz Plane.
x = y = z from the others in each projection together gives:
sgn(x) = sgn(y) = sgn(z)
|x− y| ≤ |x|
|x− y| ≤ |y|
|x− z| ≤ |z|
|y − z| ≤ |z|
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Repeating the exercise for the lines z = x = 0 and z = y = 0 and summaris-
ing, there are three subdomains:
Subdomain for x = y = z
sgn(x) = sgn(y) = sgn(z)
|x− y| ≤ |x| |x− y| ≤ |y| |x− z| ≤ |z| |y − z| ≤ |z|
Subdomain for z = x = 0
|x| ≤ |x− y| |x| ≤ |x+ y| |x| ≤ |y| |z| ≤ |y − z| |z| ≤ |y + z|
Subdomain for z = y = 0
|y| ≤ |y − x| |y| ≤ |y + x| |y| ≤ |x| |z| ≤ |x− z| |z| ≤ |x+ z|
At this point it is noted that the Motzkin polynomial is unchanged when any
of x, y or z are negated, so it suffices to accurately evaluate the polynomial
over the positive octant, namely x, y, z ≥ 0. In this octant the subdomain
descriptions can be simplified to:
Subdomain for x = y = z
x ≤ 2y y ≤ 2x x ≤ 2z y ≤ 2z
Subdomain for z = x = 0
2x ≤ y 2z ≤ y
Subdomain for z = y = 0
2y ≤ x 2z ≤ x
Note that the conditions which define the subdomains can be computed
without incurring floating-point error as they include multiplications by 2
and comparisons.
7.4.2. Accurate Evaluation Far from the Variety
In each subdomain, far from the line at which p = 0, the Motzkin polyno-
mial is strictly positive. The fact that p is strictly positive and homogeneous
in a given region can be used to accurately evaluate p in a simple manner.
We now present the proof from [46] that strictly positive homogeneous poly-
nomials can be implemented with a finite bound on their relative error.
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Accurate Evaluation of Strictly Positive Homogeneous
Polynomials
Define the basic implementation as one which operates on the expanded
form of the polynomial and first computes the monomials using a left to
right logarithmic multiplication tree, then multiplies by each coefficient.
Finally a left to right logarithmic addition tree is performed. For example
a basic implementation of the Motzkin polynomial is:
Basic(z6 + x2y2(x2 + y2 − 3z2))





Basic(z6 + x2y2(x2 + y2 − 3z2)) = (t0+ˆt1)+ˆ(t2+ˆt3)
The error of this implementation can be bounded by the proof of Theorem
3.2 in [46]. Given that each floating-point operation introduces a relative
error of 1 + δ for some δ satisfying |δ| < 2−mw where mw is the output
mantissa width of the operator, then this implementation returns a value
which is:
([z6(1 + δ1)(1 + δ2)...(1 + δ5)
x4y2(1 + δ6)(1 + δ7)...(1 + δ10)](1 + δ22)
+ [x2y4(1 + δ11)(1 + δ12)...(1 + δ15)
− 3x2y2z2(1 + δ16)(1 + δ17)...(1 + δ21)](1 + δ23))(1 + δ24)
= z6 (1 + δ1)(1 + δ2)...(1 + δ5)(1 + δ22)(1 + δ24)
+ x4y2 (1 + δ6)(1 + δ7)...(1 + δ10)(1 + δ22)(1 + δ24)
+ x2y4 (1 + δ11)(1 + δ12)...(1 + δ15)(1 + δ23)(1 + δ24)
− 3x2y2z2 (1 + δ16)(1 + δ17)...(1 + δ21)(1 + δ23)(1 + δ24)
In general, if the polynomial is homogeneous of degree m and has s terms,
then there will be m + dlog2 se factors of the form 1 + δ multiplying each
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Now because p is homogeneous, every term in the numerator and denom-
inator has the same total degree in variables xi. So scaling every variable
xi by the same amount will leave the relative error unchanged. Given the
assumption that the evaluation is not occurring near the variety then x 6= 0.





























(1 + δ)m+dlog2 se − 1
)
pmin
where δ is the largest relative error the floating-point components can in-
troduce and pmin is the smallest value of p obtainable when ||x|| = 1 and in
domain of interest D:
pmin = min (p(x) : ||x|| = 1,x ∈ D)
Thus the following relationship guarantees an accurate evaluation with rela-
tive error η using the basic implementation with floating-point components
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(1 + δ)m+dlog2 se − 1
)
min (p(x) : ||x|| = 1,x ∈ D) < η (7.1)
Provided D does not include any part of the variety, pmin will be strictly
positive and accurate evaluation can be achieved.
We can now use this proof in the case of evaluating the Motzkin polyno-
mial far from the variety. Consider the following domain D with parameter
e > 0, which guarantees there that there are no points close to the line
x = y = z:
D(e) = {(x, y, z) :
x, y, z ≥ 0 // positive octant
x ≤ 2y , y ≤ 2x , x ≤ 2z , y ≤ 2z
// in the neighbourhood of the line x = y = z
(x− z)2 ≥ e(x2 + y2 + z2) or (y − z)2 ≥ e(x2 + y2 + z2)
// bounded away from the line x = y = z
}
It can then be asked, what is the smallest value of e such that F32 operations
with a relative accuracy of 2−23 can be used with the basic implementation
to guarantee a relative accuracy of 2−10. More precisely for a basic imple-
mentation of the Motzkin polynomial (m = 6, s = 4,
∑









p(x) : ||x|| = 1, x, y, z ≥ 0, x ≤ 2y, y ≤ 2x, x ≤ 2z, y ≤ 2z,((x− z)2 ≥ e2(x2 + y2 + z2) or




The minimum of p will occur on the intersection of the unit sphere and the
curves defined by (x−z)2 = e2(x2+y2+z2) and (y−z)2 = e2(x2+y2+z2).
These curves are represented in Figure 7.7.
This minimisation is an exercise in polynomial minimisation which can
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Figure 7.7.: Unit Sphere and Curved Pyramid around the line x = y = z.
be performed via Gro¨bner bases and can be found in Appendix C.1. Such
minimisations can be performed for all three lines forming the variety and for
floating-point operators being F32 or F64 and can be found in Appendices
C.2, D.1 and D.2. These constants can be found in Table 7.5.
There are regions that are not covered by these three subdomains, for
example 2x ≤ y ≤ 2z. The only point on the variety that resides in these
regions is the origin x = y = z = 0. Close to the origin, but in regions not
covered by the subdomains, a parameter e5 can be chosen to permit F32
operations to be used, provided one of the following hold:
x2 ≥ e25(x2 + y2 + z2) or y2 ≥ e25(x2 + y2 + z2) or z2 ≥ e26(x2 + y2 + z2)
Similarly e6 can be calculated to permit F64 operations. These calculations
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Table 7.5.: Values of e for Lines of the Variety and F32 and F64.
Line F32 F64
x = y = z e1 = 4860985× 2−25 e2 = 12582933× 2−41
≈ 0.1448686421 ≈ 0.000005722055448
z = x = 0 e3 = 14247057× 2−25 e4 = 14529599× 2−42
≈ 0.4245953858 ≈ 0.000003303648327
z = y = 0 e3 = 14247057× 2−25 e4 = 14529599× 2−42
≈ 0.4245953858 ≈ 0.000003303648327
can be found in Appendices E.1 and E.2 and produce the following results:
e5 = 2053059× 2−21 ≈ 0.9789748192
e6 = 15817739× 2−24 ≈ 0.9428107142
7.4.3. Accurate Evaluation Close to the Variety





Basic(x6 + x2x2(x2 + x2 − 3x2)) = (t0+ˆt1)+ˆ(t2+ˆt3)
Basic(x6 + x2x2(x2 + x2 − 3x2)) = (t0+ˆt0)+ˆ(t0+ˆ((−3)×ˆt0))
Basic(x6 + x2x2(x2 + x2 − 3x2)) = (2t0)+ˆ(t0+ˆ((−3)×ˆt0))
This must return zero if the implementation is to be relatively accurate.
This requires:
(t0+ˆt0)+ˆ(t0+ˆ((−3)×ˆt0)) ≡ 0
⇒ (2t0)+ˆ(t0+ˆ((−3)×ˆt0)) ≡ 0 // t0 + t0 is exactly representable
⇒ t0+ˆ((−3)×ˆt0) ≡ −2t0
⇒ (−3)×ˆt0 ≡ −3t0
This means that no rounding is permitted during the computation of −3t0,
but if representing t0 requires all the bits of precision, then this is impossible.
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The solution to this problem is to expand p about the particular line of the
variety. In the case of the line x = y = z this can be achieved by rewriting
p in terms of a = x − z and b = y − z. Using the elimination techniques
presented on page 70 in the preliminaries chapter, the result is:
a = x− z
b = y − z
p(z, a, b) = 4z4a2 + 4z4ab+ 4z4b2
+ 4z3a3 + 10z3a2b+ 10z3ab2 + 4z3b3
+ z2a4 + 8z2a3b+ 9z2a2b2 + 8z2ab3 + z2b4
+ 2za4b+ 4za3b2 + 4za2b3 + 2zab4
+ a4b2 + a2b4
Note that if the inputs are on the line x = y = z then a = b = 0 and
this form of p evaluates to 0 as required. The behaviour of this form of p
close to a = b = 0 is crucial in determining whether the polynomial can be
accurately evaluated close to the variety. Consider the polynomial:
q = (u4 + v4) + (v2 + v2)(x+ y + z)2
Its variety is u = v = 0, however it cannot be accurately evaluated as close
to u = v = 0 the term (v2 + v2)(x+ y + z)2 dominates over (u4 + v4) and
(v2 + v2)(x+ y + z)2 cannot be accurately evaluated because it includes
the unallowable variety x + y + z = 0. In order to determine the terms
that dominate in p(z, a, b) as a, b→ 0 consider Figure 7.8 which contains all
points (i, j) where a term of the form aibj , possibly multiplied by a power
of z exists in p(z, a, b).
The red outline indicates the convex hull of these points. The terms
associated with the face of the convex hull nearest the origin dominate
all other terms. For example, the term 4z4ab will tend to zero slower than
9z2a2b2 as a and b approach zero. Hence 4z4ab dominates 9z2a2b2. Similarly,
the set of terms associated with the face nearest the origin dominate all
others. The terms are:
pdom = 4z
4a2 + 4z4ab+ 4z4b2
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Figure 7.8.: Points (i, j) if aibj exists in p(z, a, b).
The variety of this polynomial is z = 0 or a = b = 0, so this polynomial is
accurately evaluable. Note however, that pdom has a larger variety than p
in that as well as a = b = 0 it also has z = 0. But note that the subdomain
that contains the line x = y = z does not include the z axis so this extra
variety will not affect the evaluation. If pdom is to be used as the evaluation
of p in the neighbourhood of x = y = z and z > 0 then a bound on the
relative error is required. The relative error can be bounded as follows:∣∣∣∣Basic(pdom)− pp
∣∣∣∣ ≤ ∣∣∣∣Basic(pdom)− pdomp
∣∣∣∣+ ∣∣∣∣pdom − pp
∣∣∣∣∣∣∣∣Basic(pdom)− pp
∣∣∣∣ ≤ ∣∣∣∣Basic(pdom)− pdompdom
∣∣∣∣ ∣∣∣∣pdomp
∣∣∣∣+ ∣∣∣∣pdom − pp
∣∣∣∣






∣∣∣∣ ≤ ∣∣∣∣Basic(pdom)− pdompdom
∣∣∣∣ (1 + pdom − pp
)
+ ∆∣∣∣∣Basic(pdom)− pp
∣∣∣∣ ≤ ∣∣∣∣Basic(pdom)− pdompdom
∣∣∣∣ (1 + ∆) + ∆
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If this is to satisfy the global relative error requirement, then:∣∣∣∣Basic(pdom)− pp
∣∣∣∣ ≤ ∣∣∣∣Basic(pdom)− pdompdom
∣∣∣∣ (1 + ∆) + ∆ < η
Rearranging: ∣∣∣∣Basic(pdom)− pdompdom
∣∣∣∣ < η −∆1 + ∆
So if pdom can be implemented with relative accuracy bounded above by
(η−∆)/(1 + ∆) then Basic(pdom) can be used as the accurate evaluation of
p in this region. The calculation of ∆ can be found in Appendix F.1. The





Therefore it is required to implement pdom with a relative accuracy of:∣∣∣∣Basic(pdom)− pdompdom
∣∣∣∣ < η −∆1 + ∆ ≈ 0.0009649886723




(1 + δ)m+dlog2 se − 1
)
min (p(x) : ||x|| = 1,x ∈ D) < η
Now this domain includes the variety, so pmin = 0, but on the variety
a = b = 0 and Basic(p) = 0 as required. The calculation of pmin just off
the variety can be found in Appendix F.2 and returns a minimum value of
70368744177664












Note that the number of 1+δ terms includes the error in the computation of
a and b. The largest value of δ which satisfies this is 2−42 so F64 operations
will suffice.
Repeating the exercise for the other subdomains shows that near the y
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axis pdom = z





calculations can be found in Appendices G.1 and G.2. The precision of the
operators must then satisfy:
2
(







The largest value of δ that satisfies this is 2−139.
Finally in the regions not covered by the subdomains, as the origin is
approached, all terms are dominant because p is homogeneous. The cal-
culation of pmin for this region can be found in Appendix H and returns





25 ≈ 0.011319796. A basic implementation of












The largest value of δ which satisfies this is 2−23 so F32 operations will
suffice.
7.4.4. Dealing with Floating-Point Error in the Branch
Conditions
Having established the precision required for all regions, the algorithm which
performs accurate evaluation of the Motzkin polynomial can nearly be pre-
sented. However, the conditions which define the various regions for which
different precisions are required will also suffer from floating-point error.
The conditions which describe the subdomains require the lossless floating-
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point operations:
Subdomain for x = y = z
x ≤ 2y y ≤ 2x x ≤ 2z y ≤ 2z
Subdomain for z = x = 0
2x ≤ y 2z ≤ y
Subdomain for z = y = 0
2y ≤ x 2z ≤ x
Note that these operations, namely multiplication by 2 and comparison op-
erations, can be performed losslessly in floating-point arithmetic (provided
that 2x is representable). Within each subdomain, further subdivisions are
of the form:
x2 ≥ e2(x2 + y2 + z2)
(x− z)2 ≥ e2(x2 + y2 + z2)
Incorrectly returning false to the comparison will result in greater precision
being used than necessary, although this will not affect accurate evaluation.
Incorrectly returning true to the comparison has the potential for the algo-
rithm to incorrectly use a lower precision than is acceptable. This situation
has to be prevented. This will occur if the left hand side of the comparison
rounds up and the left hand side rounds down. Assuming these operations
are being performed in F32, then the squaring operations of the input are
lossless as F32 has more than double the precision of F16 operations. Given
that each F32 addition introduces a worse case relative error of (1 ± 2−23)
the following is the worst case roundings of the comparisons:
x2 ≥ e2((x2 + y2)(1− 2−23) + (z2 + 0)(1− 2−23))(1− 2−23)
(x− z)2(1 + 2−23)2 ≥ e2((x2 + y2)(1− 2−23) + (z2 + 0)(1− 2−23))(1− 2−23)
Rearranging:
x2 ≥ e2(1− 2−23)2(x2 + y2 + z2)





(x2 + y2 + z2)
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Respectively for the two cases, then no false positive can occur (note these
values should then be rounded up to the nearest F32 value).
So the constants e1, e2, ..., e6:
e1 = 4860985× 2−25
e2 = 12582933× 2−41
e3 = 14247057× 2−25
e4 = 14529599× 2−42
e5 = 2053059× 2−21
e6 = 15817739× 2−24

































































7.4.5. Algorithm for the Accurate Evaluation of the
Motzkin Polynomial
Combining all the previous subsections together, an algorithm which accu-
rately evaluates the Motzkin polynomial can now be presented. The im-
plementation has the following features: conversions between floating-point
formats using the RTE rounding mode. The function BasicN (p) will be used
which implements a basic implementation using floating-point operators of
size N ∈ {32, 64}, e.g.
BasicN(3x2 + 2x2y + 3xy2) = (3((xx)x) + 2((xx)y)) + 3((xy)y)
However, parts of the algorithm requires a function denoted Basic128+(p),
which is extended quad precision with a mantissa of length 139.
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Inputs
F16 x, y, z; // non exceptional and non denormal
Output
F32 pˆ; // will have a relative error of strictly less than 2−10
F32 x = |x|;
F32 y = |y|;
F32 z = |z|;
F32 x2 = x2;
F32 y2 = y2;
F32 z2 = z2;
F32 a = x− z;
F32 b = y − z;
F32 c = x− y;
F32 a2 = a2;
F32 b2 = b2;


























if (x ≤ 2y, y ≤ 2x, x ≤ 2z, y ≤ 2z) { // near the line x = y = z
if (a2 ≥ e1s || b2 ≥ e1s) // far enough from the variety for F32
pˆ = Basic32(z6 + x4y2 + x2y4 − 3x2y2z2);
elsif (a2 ≥ e2s || b2 ≥ e2s) // far enough from the variety for F64
pˆ = Basic64(z6 + x4y2 + x2y4 − 3x2y2z2);
else // close to the subvariety
pˆ = Basic64(4z4a2 + 4z4ab+ 4z4b2);
}
elsif (2x ≤ y, 2z ≤ y) { // near the line x = z = 0
if (x2 ≥ e3s || z2 ≥ e3s) // far enough from the variety for F32
pˆ = Basic32(z6 + x4y2 + x2y4 − 3x2y2z2);
elsif (x2 ≥ e4s || z2 ≥ e4s) // far enough from the variety for F64
pˆ = Basic64(z6 + x4y2 + x2y4 − 3x2y2z2);
else // close to the variety
pˆ = Basic128+(z6 + x2y4);
}
elsif (2y ≤ x, 2z ≤ x) { // near the line y = z = 0
if (y2 ≥ e3s || z2 ≥ e3s) // far enough from the variety for F32
pˆ = Basic32(z6 + x4y2 + x2y4 − 3x2y2z2);
elsif (y2 ≥ e4s || z2 ≥ e4s) // far enough from the variety for F64
pˆ = Basic64(z6 + x4y2 + x2y4 − 3x2y2z2);
else // close to the variety
pˆ = Basic128+(z6 + y2x4);
}
else { // near no part of the variety
if (x2 ≥ e5s || y2 ≥ e5s || z2 ≥ e5s) // far enough for F32
pˆ = Basic32(z6 + x4y2 + x2y4 − 3x2y2z2);
elsif (x2 ≥ e6s || y2 ≥ e6s || z2 ≥ e6s) // far enough for F64
pˆ = Basic64(z6 + x4y2 + x2y4 − 3x2y2z2);
else
pˆ = Basic32(z6 + x4y2 + x2y4 − 3x2y2z2); }
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This algorithm has been verified by extensive simulation with 1 billion sets
of random input stimuli, with directed tests hitting each of the branches and
stressing the inputs which lie on the borders between the various branches.
Given the floating-point components are faithfully rounded, each operation
can return two possible answers (unless the answer is representable in the
target floating-point format). During each simulation, both possible an-
swers are calculated at each operation and propagated through the rest of
the algorithm. The infinitely precise model used is that of an interval arith-
metic based MPFR [60] model with customisable precision. The inferred
likelihood of entering each of the branches can be found in an annotated
version of the algorithm on the next page. This demonstrates that F32 op-
erations can be used for 37% of inputs, 59% for F64 operations and 4% for
F128+ operations. The detailed error analysis has enabled us to create an
algorithm that attempts to use just enough precision for each subdomain.
As an example implementation of this algorithm, the components required
for its design, including three faithfully rounded floating-point adders and
three faithfully rounded floating-point multipliers were constructed with
precisions F32, F64 and F128+ respectively. A sample logic synthesis of this
collection of hardware components resulted in an area of 189kµm2 for six
pipeline stages with a clock period of 2.5ns in the TSMC 40nm standard cell
library Tcbn40lpbwp. A total latency of 21 clock cycles would be required
to produce an accurate evaluation of the Motzkin polynomial using this
hardware. Crucially, the bulk of the area, 85%, is for the F128+ operations,
which will only be used in 4% of cases. This is the only known hardware
implementation that can produce such an accurate evaluation.
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if (x ≤ 2y, y ≤ 2x, x ≤ 2z, y ≤ 2z) { // near the line x = y = z
if (a2 ≥ e1s || b2 ≥ e1s) // far enough from the variety for F32
pˆ = Basic32(z6 + x4y2 + x2y4 − 3x2y2z2); 3.3%
elsif (a2 ≥ e2s || b2 ≥ e2s) // far enough from the variety for F64
pˆ = Basic64(z6 + x4y2 + x2y4 − 3x2y2z2); 0.1%
else // close to the subvariety
pˆ = Basic64(4z4a2 + 4z4ab+ 4z4b2); 3.3%
}
elsif (2x ≤ y, 2z ≤ y) { // near the line x = z = 0
if (x2 ≥ e3s || z2 ≥ e3s) // far enough from the variety for F32
pˆ = Basic32(z6 + x4y2 + x2y4 − 3x2y2z2); 0.3%
elsif (x2 ≥ e4s || z2 ≥ e4s) // far enough from the variety for F64
pˆ = Basic64(z6 + x4y2 + x2y4 − 3x2y2z2); 26.9%
else // close to the variety
pˆ = Basic128+(z6 + x2y4); 2.0%
}
elsif (2y ≤ x, 2z ≤ x) { // near the line y = z = 0
if (y2 ≥ e3s || z2 ≥ e3s) // far enough from the variety for F32
pˆ = Basic32(z6 + x4y2 + x2y4 − 3x2y2z2); 0.3%
elsif (y2 ≥ e4s || z2 ≥ e4s) // far enough from the variety for F64
pˆ = Basic64(z6 + x4y2 + x2y4 − 3x2y2z2); 26.9%
else // close to the variety
pˆ = Basic128+(z6 + y2x4); 2.0%
}
else { // near no part of the variety
if (x2 ≥ e5s || y2 ≥ e5s || z2 ≥ e5s) // far enough for F32
pˆ = Basic32(z6 + x4y2 + x2y4 − 3x2y2z2); 22.8%
elsif (x2 ≥ e6s || y2 ≥ e6s || z2 ≥ e6s) // far enough for F64
pˆ = Basic64(z6 + x4y2 + x2y4 − 3x2y2z2); 2.0%
else
pˆ = Basic32(z6 + x4y2 + x2y4 − 3x2y2z2); 10.3%}
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7.5. Towards an Algorithm in the General Case
In the pursuit of an algorithm which produces an accurate evaluation of a
general polynomial, the previous section presented a proof of concept by pro-
viding a complete worked example of the Motzkin polynomial. The Motzkin
polynomial is irreducible and has a non trivial variety, thus the implementa-
tion in the previous section is a significant demonstration of the practicality
of the framework put forward in [46]. For a general polynomial the steps
required in the creation of an accurately evaluating implementation include
the calculation of the variety, the creation of the subdomains, determin-
ing the ei parameters and the dominant terms and precisions required for
accurate evaluation close to the subvarieties. This section discusses these
challenges and contributes to their solution.
The approach taken in [46] requires the polynomial to be irreducible and
homogeneous. These limitations can be easily overcome by first factorising
a polynomial into irreducible polynomials, which can be performed by com-
puter algebra packages such as Singular [43]. Secondly, one can homogenise
an arbitrary polynomial p by evaluating polynomial q which has an extra
variable x0 setting x0 = 1 where (d is the largest total degree of p):













Note that q is in fact homogeneous, consider:
























Hence q is homogeneous. The generalisation of each step used in the Motzkin
example is now addressed, these include determining the variety of the poly-
nomial, input domain partitioning, accurate evaluation far from the vari-
eties, accurate evaluation close to the variety and dealing with floating-point
errors in the branch conditions.
279
7.5.1. Determining the Allowable Nature of the Variety,
Automatic Test Pattern Generation and Component
Suggestion
The variety of the Motzkin polynomial was established by an application of
the arithmetic-geometric mean property. In general, determining the real
variety of a polynomial can be achieved via the use of a computer algebra
package such as Maple [122] and the command SemiAlgebraic which returns
the conditions on the real inputs such that a given polynomial is zero. If the
variety is allowable then the result must reduce to the union of intersections
of conditions of the form xi = 0 or xj ± xk = 0 for some inputs xi, xj
and xk. If the variety is unallowable then some of the conditions returned
will be not of this form, say f(x) = 0. Now f can be returned to the user
with a statement that without creating a floating-point component which
computes the entirety of f with bounded relative error, accurate evaluation
of p is impossible. Further, inputs which satisfy f = 0 are likely to stress
any floating-point implementation of p. This fact can be used for automatic
test pattern generation. Choose any of the inputs to f , say xi, choose
any floating-point values for the other inputs, solve f(x) = 0 then find
the nearest representable floating-point numbers to this infinitely precise
xi. Such inputs will lie just off the variety and are likely to be difficult to
accurately evaluate by any floating-point implementation.
This general technique works in the case of the Motzkin polynomial as
Maple returns the following variety decomposition:
> with(SolveTools)
> simplify(SemiAlgebraic({z^6+x^2*y^2*(x^2+y^2-3*z^2) = 0}))
assuming z::real
[[z < 0, y = z, x = z],
[z < 0, y = z, x = -z],
[z < 0, y = -z, x = z],
[z < 0, y = -z, x = -z],
[z = 0, y < 0, x = 0],
[z = 0, y = 0, x = x],
[z = 0, 0 < y, x = 0],
[0 < z, y = -z, x = -z],
[0 < z, y = -z, x = z],
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[0 < z, y = z, x = -z],
[0 < z, y = z, x = z]]
These conditions match the previously calculated variety z = x = 0, z =
y = 0 and ±x = ±y = ±z. In the case of a polynomial with an unallowable
variety, say the following polynomial:
q = ba(b2 − a2) + cb(c2 − b2) + ac(a2 − c2)
One of the conditions returned by Maple is:
[c < 0, b < c, a = -c-b]
Hence the user can be informed that without a three input floating-point
adder accurate evaluation of q is impossible. Further, choosing any floating-
point values for b and c, then find the infinitely precise number a such that
a+ b+ c = 0, then finding the nearest representable floating-point numbers
to this a value will create a set of input values that would stress any floating-
point implementation of q.
7.5.2. Input Domain Partitioning
If the polynomial has an allowable variety, then the input domain has to be
partitioned as in Section 7.4.1. This process can be placed on an algorithmic
footing. An allowable variety is the union of parts of the following form:
xi1 = xi2 = ... = xir = 0 // for some indices i
(−1)sj1xj1 = (−1)sj2xj2 = ... = (−1)sjmxjm
// for some indices j and constants s
Each of these parts is called a subvariety. The Motzkin example proceeded
by projecting each of the parts of the variety onto each possible plane formed
by each possible pair of input variables. Then on each plane constraints are
created that separate a given subvariety from all the others. The complete
set of possible conditions which separate part of variety of interest A from
another B when projected onto the x, y plane can be found in Table 7.6.
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Table 7.6.: Constraints for Input Domain Partitioning.
Part of the Variety Part of the Variety Resulting
A B Constraint
x = ±y x = ±y none
x = y x = −y sgn(x) = sgn(y)
x = −y x = y sgn(x)! = sgn(y)
x = ±y x = 0 |y| ≤ |2x|
x = ±y y = 0 |x| ≤ |2y|
x = 0 x = ±y |2x| ≤ |y|
x = 0 x = 0 none
x = 0 y = 0 |x| ≤ |y|
y = 0 x = ±y |2y| ≤ |x|
y = 0 x = 0 |y| ≤ |x|
y = 0 y = 0 none
any x = y = 0 none
x = y = 0 any none
Say the variety is the union of k subvarieties, then the algorithm which
creates the definition of the subdomain which separates the ith subvariety
from the others, is as follows (note that all of these constraints can be
computed losslessly using floating-point components):
282
Inputs
Ei = set of variables that are equal, up to their sign, in the ith subvariety
S(i, x) = returns the sign of variable x in the set of variables
which are equal in the ith part of the variety
Zi = set of variables which are zero in the ith part of the variety
Outputs Constrs — constraints defining the subdomain around the ith subvariety
Constrs = {}
For all possible pairs x, y ∈ {x1, x2, ..., xn} {
if ((x ∈ Ei) ∧ (y ∈ Ei) ∧ ((x /∈ Zi) ∨ (y /∈ Zi))) {
for j = 1..k j 6= i {
if(x, y ∈ Ei ∧ x, y ∈ Ej ∧ S(i, x) = S(i, y) ∧ S(i, x) 6= S(i, y))
Constrs ∪ = {sgn(x) = sgn(y)}
if(x, y ∈ Ei ∧ x, y ∈ Ej ∧ S(i, x) 6= S(i, y) ∧ S(i, x) = S(i, y))
Constrs ∪ = {sgn(x) 6= sgn(y)}
if(x, y ∈ Ei ∧ x ∈ Zj)
Constrs ∪ = {|y| ≤ |2x|}
if(x, y ∈ Ei ∧ y ∈ Zj)
Constrs ∪ = {|x| ≤ |2y|}
if(x ∈ Zi ∧ x, y ∈ Ej)
Constrs ∪ = {|2x| ≤ |y|}
if(y ∈ Zi ∧ x, y ∈ Ej)
Constrs ∪ = {|2y| ≤ |x|}
if(x ∈ Zi ∧ y ∈ Zj)
Constrs ∪ = {|x| ≤ |y|}
if(y ∈ Zi ∧ z ∈ Zj)





7.5.3. General Accurate Evaluation Far from the Variety




α with relative error bounded by η far from the
variety can be achieved using the basic implementation of the polynomial
which is homogeneous of total degree m with s terms using floating-point




(1 + δ)m+dlog2 se − 1
)
min (p(x) : ||x|| = 1,x ∈ D) < η (7.2)
where the domain D is in one of the subdomains and bounded away from
the variety. From the previous section a definition of a subdomain can be
written as the intersection of constraints of the form:
sgn(xi) == sgn(xj) sgn(xi)! = sgn(xj) |xi| ≤ |xj | |xi| ≤ |2xj | |2xi| ≤ |xj |
By splitting across all the orthants, these conditions can be decomposed
into a union of intersections of constraints of the form:
xi ≤ 0 0 ≤ xj xi ≤ ±xj xi ≤ ±2xj 2xi ≤ ±xj
The conditions for being bounded away from the variety of unions of con-
straints of the form:
x2i ≥ e2(x21 + x22 + ...+ x2n) (xi − xj)2 ≥ e2(x21 + x22 + ...+ x2n)
Due to the constraint of being on the unit sphere, these reduce to a union
of conditions of the form:
±xi ≥ e (xi − xj) ≥ e
Therefore D is the union of intersections of constraints which include in-
equalities on xi and a constraint of the form ±xi ≥ e or (xi− xj) ≥ e. Now




(1 + δ)m+dlog2 se − 1
)
η
< min (p(x) : ||x|| = 1,x ∈ D)
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(Note that Lemma 4.45 in [46] proves that non linear irreducible homoge-
neous polynomials with allowable varieties do not change their sign so with-
out loss of generality p can be assumed to be non negative as −p can be
implemented and the sign bit of the floating-point output set to one. Linear
irreducible polynomials with an allowable variety are polynomials which are
either xi or xi±xj which are trivially implementable with bounded relative
error using the floating-point adder in the latter cases. Hence this rear-














If these conditions are met then using a basic implementation of p using
floating-point components with a bounded relative error of δ will achieve an
overall relative error bounded by η. For a given value of δ it is desired to
know the smallest value of e for which these conditions hold as closer to the


















Now D is a union of intersections of constraints, let Gi(x, e) be the ith set
of intersecting constraints in the union. Now let:















The optimal value of e is then the maximum of the ei variables. Crucially
the optimisation problem calculating variable ei is in a form where the
Karush–Kuhn–Tucker conditions [102] can be applied which will result in
solution of a set of multivariate polynomial equations which can be solved
via Gro¨bner bases techniques. Thus, in the general case, the condition for
use of particular precision over a particular domain parameterised by such
an e variable can be calculated automatically.
7.5.4. General Accurate Evaluation Close to the Variety
Close to the variety the polynomial in question must be expanded using the
variables defining the variety within a given subdomain, this can be achieved
using the elimination techniques presented on page 70. Determining the
set of dominant terms in general, requires the computation of the terms
associated with the faces of the convex hull of a multi dimensional Newton
polytope. In general there may be multiple dominant terms depending
on the direction the variety is approached, a detailed error analysis of the
branching conditions required to separate these directions is the subject of
future work.
7.5.5. General Handling of Floating-Point Errors in the
Branch Conditions
The conditions defining the subdomains require operations which include
sign comparisons, floating-point comparisons and multiplication by two. All
of these operations can be performed without any errors being introduced.
The conditions bounding evaluation away from the variety will be of one of
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the following two forms:
x2i ≥ e2(x21 + x22 + ...+ x2n) (xi − xj)2 ≥ e2(x21 + x22 + ...+ x2n)
Following the same line of reasoning put forward in Section 7.4.4, the use of
floating-point components with bounded relative error of δ will only guar-
antee the following bounds:
x2i ≥ e2(1− δ)dlog2 ne(x21 + x22 + ...+ x2n)





2 + ...+ x
2
n)
By replacing e by the following values, conservatively rounded up to preci-
sion δ, will ensure the original bounds are guaranteed to be met regardless








This chapter has addressed the creation of lossy floating-point polynomial
implementations. We have put forward a construction of floating-point mul-
tipliers which have bounded relative error and are up to 54% smaller than
correctly rounded multipliers by leveraging the work on the creation of faith-
fully rounded integer multipliers from Chapter 5. Lossy synthesis requires
the control of errors introduced, this lead us to investigate the work of Dem-
mel et al. [46] which provided a framework for calculating polynomials with
bounded relative error. The framework was non constructive in nature, this
chapter has provided the algorithmic methods to demonstrate that the ap-
proach can work in practice by fully completing a working implementation
of the Motzkin polynomial. This approach has the potential to create im-
plementations with guaranteed bounded relative error. The barrier to full
automation concerns the general case of accurate evaluation close to the
variety and is the subject of future work.
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8. Conclusion
This thesis has addressed problems in polynomial ASIC datapath design,
with a focus on a lossy design paradigm where a user defined acceptable
error is exploited to minimise hardware implementation costs. A crucial
feature of a lossy flow is that the errors introduced are controlled such that
a user defined error specification is guaranteed to be satisfied by the results
of the lossy procedure. Approaches that do not offer guarantees on any
errors introduced are of limited value to designers as this forces a difficult
verification problem on the user; such approaches will have very limited
practical use. For this reason a highly analytic approach has been taken
throughout this thesis. Control of the error is essential, second to this is
the desire to fully exploit the error freedom. Where possible, attempts have
been made to pose and solve optimisation problems which result in maximal
error exploitation. Formal verification techniques pervade hardware design,
every tool usage invariably has an associated methodology to independently
establish the correctness of the output of the tool, for example logical equiv-
alence checking of RTL against gate level netlists. In light of this, the thesis
has also introduced techniques that are capable of independently establish-
ing the correctness of the transformations introduced. Where the design
flows have the potential of creating multiple potential implementations, at-
tempts have been made to anticipate the hardware quality of each, which
can be used to guide the user selection.
Chapter 2 gave background on logic synthesis and an introduction to
common implementations for integer addition and multiplication. The mo-
tivation and history for high level synthesis (HLS), word-length optimisation
and existing imprecise or lossy operators were discussed. Given the ubiq-
uity of polynomials and their manipulation throughout the thesis, Chapter 3
contained key results from algebraic geometry and established certain tech-
niques and notation. Chapter 4 contained the first technical contribution
of the thesis and addressed a lossless polynomial implementation problem.
288
Integer arithmetic logic units and floating-point operators contain datapath
components which must implement mutually exclusive polynomials with in-
teger coefficients and it is common for designers to optimise these designs by
hand. Chapter 4 sought to establish a method for algorithmically optimis-
ing such designs. It was observed that an integer sum-of-product operation
has a very efficient ASIC implementation and this fact was used to guide a
method for optimising the mutually exclusive set. The technique presented
included implementing only one polynomial, the control logic was minimised
via the use of an integer program and a novel approach to optional negation
was presented. The overall flow has the potential to be entirely automated,
implementing the flow manually on a set of examples demonstrated that
the flow can achieve a reduction in hardware implementation area up to
50%. In order to formally prove the correctness of the flow a method which
involved the super usage of existing industry equivalence checking tools was
introduced which was capable of making feasible currently infeasible verifi-
cations. Thus Chapter 4 provided a flow which fits into existing HLS flows
with an associated formal verification method exhibiting considerable hard-
ware implementation benefits. Chapter 4 can be seen as a pre-processing
step, combining the required implementation of many polynomials into the
implementation of one. Subsequent chapters focused on the implementation
of that single polynomial.
Chapter 5 began to introduce the notion of lossy synthesis by showing how
to build lossy fixed-point components. These building blocks are pieces of
RTL which can be used off-the-shelf, exhibit lower hardware implementation
costs than their correctly rounded counterparts and have guaranteed worst
case absolute error by guaranteeing to be a faithful rounding. Three types
of components were presented: integer multipliers, multioperand adders
(arbitrary binary array) and constant divisions. These components are a
significant contribution of the thesis, existing methods for constructing such
components with reduced accuracy typically gave no guarantees on their er-
ror properties. Further, these components were all shown to be optimal in
the sense that they are the best architecture of a given type which fully
exploit the error freedom. The ability to produce a lossy version of an arbi-
trary binary array gave rise to new truncated multipliers. In order to create
these components with guarantees on their error, a high degree of analytic
effort had to be expended. The resultant conditions, however, were simple
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enough to embed directly into RTL. The resultant components exhibited
up to 46% smaller hardware area for multiplication and 50% for constant
division. In addition to their creation, a method was presented which could
independently formally verify the components using industry tools. Thus
Chapter 5 offers designers ready-to-use components and a method for inde-
pendently establishing their correctness.
Chapter 6 then addresses the question of implementing a fixed-point poly-
nomial with rational coefficients. Any such polynomial can be constructed
using sum-of-product operations and constant divisions and the techniques
and components from Chapter 5 allow for the exploitation of an absolute er-
ror for hardware implementation cost reduction of such components. Chap-
ter 6 begins by generalising the faithfully rounded components of Chapter 5
to cope with an arbitrary absolute maximum error. It is then assumed that a
given configuration of sum-of-product and constant division operations has
been chosen. A heuristic is then presented which attempts to establish how
best to allocate a maximum absolute error at each node of the configuration
while maintaining a global user defined absolute error bound. The heuris-
tic has the potential to produce a large number of design implementation
candidates and it would be useful to determine their hardware implemen-
tation properties without having to perform logic synthesis on all of them.
To this end, a hardware area cost heuristic is developed which seeks to cor-
rectly ascertain which of the competing implementations will have smallest
hardware area. Experimentation demonstrated up to 47% area reduction
of the presented technique over word length optimisation and the area cost
heuristic created was shown to be able to successfully determine the smallest
design within sets of competing designs with high confidence. Thus Chapter
6 provides a method for producing candidate implementations of fixed-point
polynomials with rational coefficients with a guaranteed maximum absolute
error bound and a heuristic area cost function to guide selection.
The final technical chapter, Chapter 7, moved the attention from fixed-
point to floating-point polynomials. Controlling the accuracy of floating-
point implementations is notoriously difficult. The goal of lossy synthesis
is to introduce error in a controlled manner and, given the floating-point
format, it is natural is ask whether it is possible to create an algorithm which
implements a floating-point polynomial with guaranteed relative error as
opposed to the absolute error goal used in the fixed-point chapters. There
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is limited prior work which attempts to create such algorithms and where
it exists, it is incomplete. Chapter 7 introduced the floating-point format
and the variety of methods used to evaluate polynomials and then showed
how the work from Chapter 5 on faithfully rounded integer multipliers can
be used to create faithfully rounded floating-point multipliers which are
up to 54% smaller than their correctly rounded counterparts. Again this
component can be used as an off-the-shelf RTL component with guaranteed
worst case relative error and is also a significant contribution of this thesis.
(An appendix showed how a faithfully rounded floating-point adder can be
constructed which is up to 73% smaller the equivalent correctly rounded
component.) Having constructed these components the only approach for
accurate evaluation is the framework proposed in [46]. However, this lacked
a constructive approach and a complete error analysis, Chapter 7 completed
this work and provided an example in the form of a verified implementation
of the Motzkin polynomial.
8.1. Future Work
There are a range of questions left unexplored by the thesis, each of varying
size and difficulty, including the following non exhaustive list:
• Implementing a Set of Mutually Exclusive Fixed-Point Poly-
nomials with Rational Coefficients Chapter 4 considered only
integer coefficients while subsequent chapters considered polynomials
with rational coefficients. How best to merge such polynomials may
also potentially lead to a question of how best to perform division by
a set of mutually exclusive constants.
• Delay or Power Optimising the Implementation of a Fixed-
Point Polynomials Where a measure of the hardware implementa-
tion cost has been required, least area or partial product bit count
has been used throughout the thesis. The objective function used
in Chapter 6 was the total number of partial product bits removes
which may not necessarily correlate directly with area. The measures
used enabled tractable optimisation problems to be posed and solved.
However the approach required for optimising delay, power or a combi-
nation of all attributes may require a significant departure from those
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used within these chapters.
• Construct the Smallest Faithfully Rounded Multiplier with
a Linear Compensation Function The faithfully rounded multi-
pliers created in Chapter 5 took existing architectures and found the
conditions which guaranteed faithful rounding. In keeping with the
approach taken in [135] an architecture could be derived from the need
for faithful rounding as opposed to forcing faithful rounding conditions
on a given architecture.
• Constant Division via Truncated Arrays The thesis contains a
method for truncating an arbitrary binary array while maintaining
an absolute error bound, however the method for constant division
required a full, untruncated, multiply-add scheme. Methods should
be explored for using truncation within such an array.
• Provide Guidelines on the Level of Hardware Saving Achieved
For the various techniques presented in this thesis that exploit error
freedom, it would be useful to provide to the user a statement on
the degree of saving achieved and how sensitive these savings are to
changes in the error specification. However this may be difficult to
quantify. For example it is not possible to produce an infinitely precise
result to a fixed-point division by three with finite output precision,
therefore a measure of hardware saved is difficult to quantify. Provid-
ing a useful measure of sensitivity to changes in the error specification
is also difficult. Where it may be possible to quantify the further num-
ber of partial product bits that could be saved if an error freedom were
increased, it is difficult to express how this will translate into resul-
tant hardware savings. Potentially, speculative synthesis experiments
could be performed to provide the user with this information.
• Polynomial Rewriting for Fixed-Point Polynomials with Ra-
tional Coefficients Chapter 6 works on a given data flow graph of
sum-of-products and constant division operations. Methods need to
be constructed to automatically provide the best hardware implemen-
tation architecture.
• Further Steps Towards Creating a Compiler for the Imple-
mentation of Floating-Point Polynomials There are various as-
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pects of Chapter 7 that could be automated. For example, a tool
for automatic test pattern generation of inputs near the variety of
a polynomial could be created to help test any potential implemen-
tation. Chapter 7 provides a concrete instance of the method but
there remain many hurdles to creating a compiler capable of handling
arbitrary polynomials.
8.2. Final Words
This thesis has explored how to design ASIC datapath that implements
polynomials and where error freedom exists, how best to exploit it. In the
case of no error freedom, this thesis has demonstrated an optimisation for
the implementation of a set of mutually exclusive fixed-point polynomials.
Where error freedom is present, industrial adoption of error exploiting or
lossy techniques requires guarantees over the nature of the error introduced.
The thesis has contributed to this goal by performing the mathematical
analysis required to enable the creation of lossy components for multipli-
cation, multioperand addition and constant division, all with guaranteed
bounded maximum absolute error and with a significant reduction in hard-
ware implementation costs when compared to correctly rounded equivalents.
An approach to implementing a fixed-point polynomial with rational coeffi-
cients has been presented using these lossy components. Finally, a concrete
example of how a particular floating-point polynomial can be implemented
with bounded relative error has been presented and contributions towards
the general case have been made.
Successful lossy synthesis requires guarantees on the nature of the intro-
duced error and full exploitation of the error to minimise hardware imple-
mentation costs. This thesis has made significant steps in both of these
areas and it is hoped that these advances will be built upon in the future.
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A. Error Expectation and
Variance of the CCT Multiplier
Scheme
This appendix is associated with Chapter 5 and the introduction of trun-
cated multiplier schemes. Chapter 5 focused on the determining the maxi-
mum absolute worst case error for a variety of truncated multiplier schemes.
This appendix establishes the expectation and variance of the error associ-
ated with a particular truncated multiplier scheme, namely that of constant
correction truncated multiplication (CCT).
A.1. Error Expectation
In order to determine the expected error of the scheme it will be assumed
that the inputs to the multiplier are uniformly distributed.





AB + C2k −4k
)
mod 2n − C2k +4k
)










{T (A,B, 0) : T (A,B, 0) > 0, A > 0} = max
(
2k, gcd (A, 2n)
)
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Where gcd(x, y) is the greatest common divisor of x and y. Let us de-
note a value of B that attains the minimum as B†. In addition define
g = max
(
2k, gcd (A, 2n)
)
, i.e. T (A,B†, 0) = g.
Proof
Assume first gcd (A, 2n) > 2k for A > 0.
In this case T (A,B, 0) = AB mod 2n.
Note that A/gcd (A, 2n) is odd and hence coprime to 2n.
Hence there exists B∗ such that AB∗/gcd (A, 2n) ≡ 1 mod 2n
Hence AB∗ ≡ gcd (A, 2n) mod 2n.
But note that gcd (A, 2n) divides T (A,B, 0).
We may conclude that gcd (A, 2n) is the smallest value of T that is possible.
Hence minB{T (A,B, 0) : T (A,B, 0) > 0, A > 0} = gcd (A, 2n).
Otherwise, let us assume that gcd (A, 2n) ≤ 2k for A > 0.
Note that A/gcd (A, 2n) is odd and hence coprime to 2n−k.
Hence there exists B∗ such that AB∗/gcd (A, 2n) ≡ 1 mod 2n−k
Hence 2kAB∗/gcd (A, 2n) ≡ 2k mod 2n.
Note that in the case when gcd (A, 2n) ≤ 2k and B = 2kB∗/gcd (A, 2n)
then T (A,B, 0) = AB mod 2n.
We may conclude that 2k is the smallest value of T that is possible.
Hence minB{T (A,B, 0) : T (A,B, 0) > 0, A > 0} = 2k.






A.1.2. Statistics of T
Distribution of T for fixed A
It will now be shown that the distribution of T (A,B,C) is uniform for fixed
A.
Let S(R) = {B : T (A,B,C) = R}
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In the following derivation Lemma 2 and the fact that 4k(A,B†, 0) = 0 is
used.
Hence T (A,B +B†, C) =
(








mod 2n : T (A,B,C) = R}
= {B : T (A,B −B†, C) = R}
= {B : T (A,B,C)− T (A,B†, 0) = R mod 2n}
= {B : T (A,B,C)− g = R mod 2n}
= S ((R+ g) mod 2n)
Hence incrementing each element in S(R) by B† modulo 2n results in
S ((R+ g) mod 2n). One can move between sets but can one move be-
tween all non zero sets by repeatedly adding B† to elements? To answer
this consider how close the residues can be, assuming A > 0:
min
B1,B2
{(T (A,B1, C)− T (A,B2, C)) mod 2n : T (A,B1, C) 6= T (A,B2, C)}
= min
B
{T (A,B, 0) : T (A,B, 0) > 0,4k = 0}
= min
B
{T (A,B, 0) : T (A,B, 0) > 0}
= g
Hence the minimal distance between residues is the same as that attained
by adding B† to S(R). We may conclude that the sets S(R) are of all equal
sizes and are equally spaced. All residues are of the form:











We may conclude that the distribution of T (A,B,C) for fixed A > 0 as-
suming B is uniformly distributed as:








Expectation of T for fixed A
Assuming A > 0 and g = max
(
2k, gcd (A, 2n)
)
:

























Having computed the expectation of T for fixed A, the general case can be
determined as follows (recalling g = max
(























+ C2k mod g
))
Now note that the number of numbers p between 0 and 2n with gcd(p, 2n) =




00..00, where X is a don’t care
bit, and as such there are 2n−q−1 such numbers. Using this and summing





























Where Hamm(C) is the Hamming weight of C, i.e. the number of non zero
bits in its binary form.
Expectation of 4k
For completeness the following expectation is needed:





























T (A,B,C)− C2k +4k
)








2k(k − 4C − 3)− n+ k + 2Hamm(C) + 1
)
(A.4)
Now it is useful to note that (A.4) is strictly monotonically decreasing in C.
To see this, assume without loss of generality that C can be written uniquely
as C = (2X + 1)gcd (C, 2n) for X ∈ N, note that this notation is simply
stating that the binary expansion of C is of the form X100..00. Then the










2k(k − 3)− n+ k + 1− 4f(C)
)
Where f(C) = C2k − 1
2
Hamm(C)






(Hamm(X) + log2 gcd (C, 2
n)−Hamm(X)− 1)





log2 gcd (C, 2
n)
> 0 as k ∈ N
319
A.2. Error Variance






















E(T (A,B,C))2 + E (4k)2 + 2E (T (A,B,C)4k)
− (E(T (A,B,C)) + E (4k))2
)
(A.5)
Picking off each term in turn:
A.2.1. E(T 2(A,B,C))
The expectation of T 2 given a fixed value of A is first computer, in a similiar
fashion to (A.1). Again assuming A > 0 and g = max
(
2k, gcd (A, 2n)
)
.
After much algebraic simplification:
E
(




























Then proceeding to compute the expectation of T 2, note that C[j − 1 : 0]


















































C[j − 1 : 0] + j2j−1) (A.7)
A.2.2. E (42k)




1 i = j
0 i 6= j
Using this notation the expectation can be expressed as follows:



























9k2 + 3k − 22)+ 18(k + 1)2k + 4) (A.8)
A.2.3. E (T (A,B,C)4k)
This cross term is of more interest:









A mod 2k = a
)
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∣∣∣A mod 2k = 0) = 0
Continuing with the expectation:














∣∣∣A mod 2k = a)
Now recall for A > 0 and g = max
(
2k, gcd (a, 2n)
)
:







In the current calculation A mod 2k > 0 hence gcd (a, 2n) < 2k, hence
g = 2k and:
P
(
T (A,B,C) = t2k
∣∣∣A mod 2k = a > 0) = 1
2n−k
Hence









∣∣∣T = t2k, A mod 2k = a)
The expectation of 4k is independent of T (A,B,C) for fixed A and g = 2k.
To see this, consider the set of all possible values that 4k can take given a
value of T (A,B,C). Recall from Lemma 2 that there exists B† such that
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T (A,B†, 0) = g and satisfies 4k(A,B†) = 0:
M(t) = {4k(A,B)|T (A,B,C) = t2k mod 2n}
M(t+ 1) = {4k(A,B)|T (A,B,C) = (t+ 1)2k mod 2n}
= {4k(A,B)|T (A,B,C)− g = t2k mod 2n}










|T (A,B,C) = t}
= {4k (A,B) |T (A,B,C) = t}
= M(t)
So the set of possible values for fixed A that 4k(A,B) is independent of




∣∣∣T = t2k, A mod 2k = a) = E(4k ∣∣∣A mod 2k = a)
Continuing with the expectation at hand:
























































A.2.4. The Error Variance






























Hamm(C) + (k − 3)2k + 1
)
(A.10)
This concludes the appendix in which the analytic formulae for the ex-
pectation and variance of the error associated with the constant correction
truncated multiplier.
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B. Construction of Faithfully
Rounded Floating-Point
Addition
This appendix is associated with Chapter 7 and described how a faithfully
rounded floating-point adder can be constructed, the architecture presented
here exists within the industry tool CellMath Designer [57]. The implemen-
tation, along with the proof that it does perform a faithful rounding, will
first be presented and then the results of logic synthesis will demonstrate
the value of such a component over correctly rounded floating-point adders.
In the case of floating-point addition, the complexities of implementing
correct rounding can be greatly simplified by permitting faithful rounding.
Consider adding a and b which are assumed to be non-exceptional normal
numbers:
y = a+ b
= (1)sa2expa−bias1.manta+ (1)sb2expb−bias1.mantb
= (1)sa2expa−bias(1.manta+ (1)sa+sb2expb−expa1.mantb)
= (1)sa2expa−bias(1.manta+ (1)sa+sb(1.mantb >> (expa− expb)))
In order to be faithfully rounded, the required precision of the following
term needs to be ascertained:
mantprenorm = 1.manta+ (1)sa+sb(1.mantb >> (expa− expb))
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Case 1: expa = expb, sa = sb
The mantissa calculation reduces to:
mantprenorm[mw + 1 : 0] = 1.manta[mw − 1 : 0] + 1.mantb[mw − 1 : 0]
This will be faithfully rounded if the output mantissa manty is taken to be
mantprenorm[mw : 1].
Case 2: expa = expb, sa 6= sb
In this case the mantissa calculation reduces to:
mantprenorm[mw + 1 : 0] = 1.manta[mw − 1 : 0]1.mantb[mw − 1 : 0]
In this case, if the full answer is kept and is renormalised, no rounding is
required.
Case 3: expa > expb, sa = sb
In this case the mantissa calculation reduces to:
mantprenorm[mw + 1 : 0] = 1.manta[mw − 1 : 0]
+ (1.mantb[mw − 1 : 0] >> (expa− expb))
In this case some of the bits of mantb have already shifted out, but the
leading one is either mantprenorm[mw + 1] or mantprenorm[mw] so this
will still meet the faithfully rounded condition. The final result for manty
is:
manty = mantprenorm[mw + 1]? mantprenorm[mw : 1]
: mantprenorm[mw − 1 : 0]
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Case 4: expa > expb, sa 6= sb
In this case the mantissa calculation reduces to:
mantprenorm[mw + 1 : 0] = 1.manta[mw − 1 : 0]
(1.mantb[mw − 1 : 0] >> (expa− expb))
However this equation, as presented, does not keep enough bits to return
a faithfully rounded result. For example expa − expb = 1, manta = 0 and
mantb = 1. In this case mantprenorm = 1 << (mw − 1) and manty = 0,
however the correct answer is one unit in the last place less than this,
thus violating the faithfully rounded condition. In order to mitigate this
situation, one guard bit can be added, as so:
mantprenorm[mw + 2 : 0] = (1.manta[mw − 1 : 0] << 1)
((1.mantb[mw − 1 : 0] << 1) >> (expa− expb))
Conclusion
So the algorithm is (assuming |a| ≥ |b|, if not, swap operands) is:
ta[mw + 1 : 0] = (1 << (mw + 1)) + (manta[mw − 1 : 0] << 1)
tb[mw + 1 : 0] = (1 << (mw + 1)) + (mantb[mw − 1 : 0] << 1)
shiftb[mw + 10] = tb >> (expa− expb)
mantprenorm[mw + 2 : 0] = (sa == sb)? ta+ shiftb : tashiftb
norm[mw + 2 : 0] = mantprenorm << leadingzeroes(mantprenorm)
manty[mw − 1 : 0] = norm[mw + 1 : 2]
Where leadingzeroes(x) returns the number of leading zeroes in x.
Experiments
To see the benefits of these faithfully rounded floating-point adders, two ar-
chitectures were constructed, one following the architecture above and the
other using a two path adder approach. These were synthesised against ref-
erence designs from Synopsys’ DesignWare library [163] for various rounding
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modes. Comparisons were performed for adders with F16 and F32 inputs.
The area-delay curves which resulted from performing logic synthesis with
Synopsys’ Design Compiler can be found in Figures B.1 and B.2. These fig-
ures contain DesignWare round to nearest, ties to even (dw rte) and round
towards zero (dw rtz) adders and the two faithfully rounded architectures
(img fr1 arch1 and img fr1 arch2). The other designs are attempts to im-
prove upon the rte and rtz designs. The results show that F16 faithfully
rounded adders can be 48% faster then DesignWare and up to 73% smaller.
The results show that F32 faithfully rounded adders can be 43% faster then
DesignWare and up to 60% smaller.
Figure B.1.: Area Delay Curves for F16 Adder Architectures.
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Figure B.2.: Area Delay Curves for F32 Adder Architectures.
329
C. The Condition for the Use of
F32/F64 Far from x = y = z
This appendix is associated with Chapter 7 and in particular the accurate
evaluation of the Motzkin polynomial. Accurate evaluation far from the
variety requires less precision and this appendix determines the region where
F32 and F64 can be used.
C.1. The Conditions for the Use of F32









p(x) : ||x|| = 1, x, y, z ≥ 0, x ≤ 2y, y ≤ 2x, x ≤ 2z, y ≤ 2z,((x− z)2 ≥ e2(x2 + y2 + z2) or







3× 211 ((1 + 2−23)8 − 1) < min
p(x) : ||x|| = 1, x, y, z ≥ 0,x ≤ 2y, y ≤ 2x, x ≤ 2z, y ≤ 2z,
(|x− z| ≥ e or |y − z| ≥ e)


Taking the first two terms of the expansion of (1 + 2−23)8 and rounding up







2 + y2 + z2 = 1, x, y, z ≥ 0,
x ≤ 2y, y ≤ 2x, x ≤ 2z, y ≤ 2z,




Now the minimum of p will occur closest to the line x = y = z, so without








2 + y2 + z2 = 1, x, y, z ≥ 0,
x ≤ 2y, y ≤ 2x, x ≤ 2z, y ≤ 2z,
(|x− z| ≥ e or |y − z| = e)






x2 + y2 + z2 = 1 y − z = e (C.1)
Substituting the latter conditions into p gives:
p = 9z6 + 24z5e+ 28z4e2 − 6z4 + 16z3e3 − 14z3e+ 4z2e4
− 11z2e2 + z2 − 4ze3 + 2ze− e4 + e2
The minimum of this expression will occur when ∂p/∂z = 0, namely:
54z5 + 120z4e+ 112z3e2 − 24z3 + 48z2e3 − 42z2e+ 8ze4
− 22ze2 + 2z − 4e3 + 2e = 0 (C.2)
Together, the equations in C.1 and C.2, are four equations in four unknowns.
These equations can be solved using Gro¨bner bases. The solutions which
have x, y, z ≥ 0 are:
x = 0.66720195 y = 0.45605641 z = 0.58894322 e = −0.13288681
x = 0.47164497 y = 0.69173132 z = 0.54686268 e = 0.14486864
Note that both of these solutions satisfy the other required conditions x ≤
2y, y ≤ 2x, x ≤ 2z and y ≤ 2z. It can be confirmed that these points are
both minima of p by inspecting ∂2p/∂z2. The first solution corresponds to a
minimum on y−z = −e and the latter to y−z = e. This has investigated the
turning points on the curved pyramid. The corners of the curved pyramid




x2 + y2 + z2 = 1 y − z = ±e x− z = ±e
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The solutions from these sets of equations are:
x = 0.55481331 y = 0.55481331 z = 0.61997127 e = −0.065157963
x = 0.59903995 y = 0.59903995 z = 0.53132126 e = 0.067718682
x = 0.44690999 y = 0.69052864 z = 0.56871931 e = −0.12180932
x = 0.69052864 y = 0.44690999 z = 0.56871931 e = 0.12180932
All of these solutions the largest value of |e| is e = 0.14486864, so if a curved
pyramid with this ratio is maintained, then p ≥ 201326679/34359738368.






The Singular code used to perform these operations is below.
ring r=0,(x,y,z,e),lp;
poly p = z6+x2y2*(x2+y2-3z2);
ideal I = x2+y2+z2-1,y-z-e;
poly q = diff(reduce(p,groebner(I)),z);
ideal J = p-201326679/34359738368,I,q;
LIB "solve.lib";





ideal I = z6+x2y2*(x2+y2-3z2)-201326679/34359738368,x2+y2+z2-1,x-z-e,y-z-e;
LIB "solve.lib";





ideal I = z6+x2y2*(x2+y2-3z2)-201326679/34359738368,x2+y2+z2-1,x-z-e,y-z+e;
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LIB "solve.lib";




C.2. The Conditions for the Use of F64
Repeating the process for F64, it is required to calculate, for p = z6 +









p(x) : ||x|| = 1, x, y, z ≥ 0, x ≤ 2y, y ≤ 2x, x ≤ 2z, y ≤ 2z,((x− z)2 ≥ e2(x2 + y2 + z2) or







3× 211 ((1 + 2−52)8 − 1) < min
p(x) : ||x|| = 1, x, y, z ≥ 0,x ≤ 2y, y ≤ 2x, x ≤ 2z, y ≤ 2z,
(|x− z| ≥ e or |y − z| ≥ e)


Taking the first two terms of the expansion of (1 + 2−52)8 and rounding up







2 + y2 + z2 = 1, x, y, z ≥ 0,
x ≤ 2y, y ≤ 2x, x ≤ 2z, y ≤ 2z,
(|x− z| ≥ e or |y − z| ≥ e)


Now the minimum of p will occur closest to the line x = y = z, so without








2 + y2 + z2 = 1, x, y, z ≥ 0,
x ≤ 2y, y ≤ 2x, x ≤ 2z, y ≤ 2z,








x2 + y2 + z2 = 1 y − z = e (C.3)
Substituting the latter conditions into p gives:
p(z, e) = 9z6 + 24z5e+ 28z4e2 − 6z4 + 16z3e3 − 14z3e+ 4z2e4
− 11z2e2 + z2 − 4ze3 + 2ze− e4 + e2
The minimum of this expression will occur when ∂p/∂z = 0, namely:
54z5 + 120z4e+ 112z3e2 − 24z3 + 48z2e3 − 42z2e+ 8ze4
− 22ze2 + 2z − 4e3 + 2e = 0 (C.4)
Together, the equations in C.3 and C.4, are four equations in four unknowns.
These equations can be solved using Gro¨bner bases. The solutions which
have x, y, z ≥ 0 are:
x = 0.5773464545 y = 0.5773550376 z = 0.5773493155 e = 0.000005722055350
Note that this solution satisfies the other required conditions x ≤ 2y, y ≤ 2x,
x ≤ 2z and y ≤ 2z. It can be confirmed that this point is a minimum of
p by inspecting ∂2p/∂z2. This has investigated the turning points on the




x2 + y2 + z2 = 1 y − z = ±e x− z = ±e
The solutions from these sets of equations are:
x = 0.57734932 y = 0.57734932 z = 0.57735218 e = −0.0000028610206
x = 0.57735122 y = 0.57735122 z = 0.57734836 e = 0.0000028610253
x = 0.57734531 y = 0.57735522 z = 0.57735027 e = −0.0000049554371
x = 0.57735522 y = 0.57734531 z = 0.57735027 e = 0.0000049554371
All of these solutions the largest value of |e| is e = 0.000005722055350, so if a
curved pyramid with this ratio is maintained, then p ≥ 108086391056891991/293.







The Maple code used to perform these operations is below (note that the
use of Maple versus Singular rests on the size of integer constants supported
by the respective tools and runtimes of some of the calculations).
This provides the equation that e satisfies:
SemiAlgebraic({x > 0, y > 0, z > 0, -z+y = e, x^2+y^2+z^2 = 1,
y^2*x^4+y^4*x^2-3*x^2*y^2*z^2+z^6-108086391056891991/2^93 = 0,
54*z^5+120*e*z^4+112*e^2*z^3-24*z^3+48*e^3*z^2-42*e*z^2+8*e^4*z
-22*e^2*z+2*z-4*e^3+2*e = 0}, [e, x, y, z])
This finds the positive root of e:
fsolve({-z+y = e, x^2+y^2+z^2 = 1,
y^2*x^4+y^4*x^2-3*x^2*y^2*z^2+z^6-108086391056891991/2^93 = 0,
54*z^5+120*e*z^4+112*e^2*z^3-24*z^3+48*e^3*z^2-42*e*z^2+8*e^4*z
-22*e^2*z+2*z-4*e^3+2*e = 0}, {e, x, y, z}, 0 .. 1)
This finds the positive root of −e, but there is none:
fsolve({-z+y = -e, x^2+y^2+z^2 = 1,
y^2*x^4+y^4*x^2-3*x^2*y^2*z^2+z^6-108086391056891991/2^93 = 0,
54*z^5-120*e*z^4+112*e^2*z^3-24*z^3-48*e^3*z^2+42*e*z^2+8*e^4*z
-22*e^2*z+2*z+4*e^3-2*e = 0}, {e, x, y, z}, 0 .. 1)
ring r=0,(x,y,z,e),lp;



















D. The Condition for the Use of
F32/F64 Far from z = x = 0
This appendix is associated with Chapter 7 and in particular the accurate
evaluation of the Motzkin polynomial. Accurate evaluation far from the
variety requires less precision and this appendix determines the region where
F32 and F64 can be used.
D.1. The Conditions for the Use of F32









p(x) : ||x|| = 1, x, y, z ≥ 0, 2x ≤ y 2z ≤ y,(x2 ≥ e2(x2 + y2 + z2) or







3× 211 ((1 + 2−23)8 − 1) < min
p(x) : ||x|| = 1, x, y, z ≥ 0,2x ≤ y, 2z ≤ y,
(x ≥ e or z ≥ e)


Taking the first two terms of the expansion of (1 + 2−23)8 and rounding up







2 + y2 + z2 = 1, x, y, z ≥ 0,
2x ≤ y, 2z ≤ y,












2 + y2 + z2 = 1, x, y, z ≥ 0,
2x ≤ y, 2z ≤ y,
(x = e or z ≥ e)






x2 + y2 + z2 = 1 x = e (D.1)
Substituting the latter conditions into p gives:
p(z, e) = z6 + 4z4e2 + 4z2e4 − 5z2e2 − e4 + e2
The minimum of this expression will occur when ∂p/∂z = 0, namely:
6z5 + 16z3e2 + 8ze4 − 10ze2 = 0 (D.2)
Together, the equations in D.1 and D.2, are four equations in four unknowns.
These equations can be solved using Gro¨bner bases. The variable e must
satisfy:
11682667931703362164193616740745216e14 − 29328364286880315433027725359579136e12
+ 25576118536498892981215668421525504e10 − 8987880450068701936858640347561984e8
+ 1081419846482511806373812062126080e6 − 18863893044946249761968854401024e4
+ 112807383575555458701226672128e2 − 220327016256688764945910653 = 0
The solutions which have x, y, z ≥ 0 are:
x = 0.07677316 y = 0.99704859 z = 0 e = 0.07677316
x = 0.99704859 y = 0.07677316 z = 0 e = 0.99704859
x = 0.095825431 y = 0.93765632 z = 0.33409298 e = 0.095825431
x = 0.44677538 y = 0.68891201 z = 0.57078192 e = 0.44677538
x = 0.69570237 y = 0.45495471 z = 0.55589066 e = 0.69570237
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Only the first and third solutions satisfy 2x ≤ y and 2z ≤ y. It can be
confirmed that these points are both minima of p by inspecting ∂2p/∂z2.







2 + y2 + z2 = 1, x, y, z ≥ 0,
2x ≤ y, 2z ≤ y,
(x ≥ e or z = e)






x2 + y2 + z2 = 1 z = e (D.3)
Substituting the latter conditions into p gives:
q(x, e) = 4x4e2 − x4 + 4x2e4 − 5x2e2 + x2 + e6
The minimum of this expression will occur when ∂q/∂x = 0, namely:
16x3e2 − 4x3 + 8xe4 − 10xe2 + 2x = 0 (D.4)
Together, the equations in D.3 and D.4, are four equations in four unknowns.
These equations can be solved using Gro¨bner bases. The variable e must
satisfy:
2656331146614175432704e10 − 1770887431076116955136e8
+ 288230373162414505984e6 − 15564447038111219712e4
+ 10376298025407479808e2 − 1688850572557410927 = 0
The solutions which have x, y, z ≥ 0 are:
x = 0 y = 0.90538322 z = 0.42459536 e = 0.42459536
x = 0.59903995 y = 0.59903995 z = 0.53132126 e = 0.53132126
x = 0.55481331 y = 0.55481331 z = 0.61997127 e = 0.61997127
Only the first solution satisfies 2x ≤ y and 2z ≤ y. It can be confirmed that
this point is a minimum of p by inspecting ∂2p/∂z2.
This has investigated the turning points on the curved pyramid. The
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x2 + y2 + z2 = 1 (x, z) = (0, e), (e, 0), (e, e)
The solutions from these sets of equations are:
x = 0.07677316 y = 0.99704859 z = 0 e = 0.07677316
x = 0.99704859 y = 0.07677316 z = 0 e = 0.99704859
x = 0 y = 0.90538322 z = 0.42459536 e = 0.42459536
x = 0.077968503 y = 0.99390232 z = 0.077968503 e = 0.077968503
x = 0.53440394 y = 0.6548472 z = 0.53440394 e = 0.53440394
x = 0.61237244 y = 0.49999998 z = 0.61237244 e = 0.61237244
Only the first, third and fourth solutions satisfy 2x ≤ y and 2z ≤ y. From
all of these solutions the largest value of e is e = 0.42459536, so if a curved
pyramid with this ratio is maintained, then p ≥ 201326679/34359738368.






The Singular code used to perform these operations is below.
ring r=0,(x,y,z,e),lp;
poly p = z6+x2y2*(x2+y2-3z2);
ideal I = x2+y2+z2-1,x-e;
poly q = diff(reduce(p,groebner(I)),z);
ideal J = p-201326679/34359738368,I,q;
LIB "solve.lib";









poly p = z6+x2y2*(x2+y2-3z2);
ideal I = x2+y2+z2-1,z-e;
poly q = diff(reduce(p,groebner(I)),x);
ideal J = p-201326679/34359738368,I,q;
LIB "solve.lib";






ideal I = z6+x2y2*(x2+y2-3z2)-201326679/34359738368,x2+y2+z2-1,x-e,z;
LIB "solve.lib";





ideal I = z6+x2y2*(x2+y2-3z2)-201326679/34359738368,x2+y2+z2-1,x,z-e;
LIB "solve.lib";




ideal I = z6+x2y2*(x2+y2-3z2)-201326679/34359738368,x2+y2+z2-1,x-e,z-e;
LIB "solve.lib";






D.2. The Conditions for the Use of F64
Repeating the process for F64, it is required to calculate, for p = z6 +









p(x) : ||x|| = 1, x, y, z ≥ 0, 2x ≤ y 2z ≤ y,(x2 ≥ e2(x2 + y2 + z2) or







3× 211 ((1 + 2−52)8 − 1) < min
p(x) : ||x|| = 1, x, y, z ≥ 0,2x ≤ y, 2z ≤ y,
(x ≥ e or z ≥ e)


Taking the first two terms of the expansion of (1 + 2−52)8 and rounding up







2 + y2 + z2 = 1, x, y, z ≥ 0,
2x ≤ y, 2z ≤ y,
(x ≥ e or z ≥ e)










2 + y2 + z2 = 1, x, y, z ≥ 0,
2x ≤ y, 2z ≤ y,
(x = e or z ≥ e)






x2 + y2 + z2 = 1 x = e (D.5)
Substituting the latter conditions into p gives:
p(z, e) = z6 + 4z4e2 + 4z2e4 − 5z2e2 − e4 + e2
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The minimum of this expression will occur when ∂p/∂z = 0, namely:
6z5 + 16z3e2 + 8ze4 − 10ze2 = 0 (D.6)
Together, the equations in D.5 and D.6, are four equations in four unknowns.
These equations can be solved using Gro¨bner bases. The solutions which
have x, y, z ≥ 0 are:
x = 0.0000033036247 y = 1 z = 0 e = 0.0000033036247
x = 1 y = 0.0000033036247 z = 0 e = 1
x = 0.0000033036482 y = 0.99999787 z = 0.0020651821 e = 0.0000033036482
x = 0.57734522 y = 0.57735496 z = 0.57735063 e = 0.57734522
x = 0.57735532 y = 0.57734558 z = 0.57734991 e = 0.57735532
Only the first and third solutions satisfy 2x ≤ y and 2z ≤ y. It can be
confirmed that these points are both minima of p by inspecting ∂2p/∂z2.







2 + y2 + z2 = 1, x, y, z ≥ 0,
2x ≤ y, 2z ≤ y,
(x ≥ e or z = e)






x2 + y2 + z2 = 1 z = e (D.7)
Substituting the latter conditions into p gives:
p(x, e) = 4x4e2 − x4 + 4x2e4 − 5x2e2 + x2 + e6
The minimum of this expression will occur when ∂p/∂x = 0, namely:
16x3e2 − 4x3 + 8xe4 − 10xe2 + 2x = 0 (D.8)
Together, the equations in D.7 and D.8, are four equations in four unknowns.








− 267608942370685025168292073956722509879435887 = 0
The solutions which have x, y, z ≥ 0 are:
x = 0 y = 1 z = 0 e = 0
x = 0.57735122 y = 0.57735122 z = 0.57734836 e = 0.57734836
x = 0.57734932 y = 0.57734932 z = 0.57735218 e = 0.57735218
Only the first solution satisfies 2x ≤ y and 2z ≤ y. It can be confirmed that
this point is a minimum of p by inspecting ∂2p/∂z2.
This has investigated the turning points on the curved pyramid. The




x2 + y2 + z2 = 1 (x, z) = (0, e), (e, 0), (e, e)
The solutions from these sets of equations are:
x = 0.0000033036247 y = 1 z = 0 e = 0.0000033036247
x = 1 y = 0.0000033036247 z = 0 e = 1
x = 0 y = 1 z = 0 e = 0
x = 0.0000033036247 y = 1 z = 0.0000033036247 e = 0.0000033036247
x = 0.57734862 y = 0.57735357 z = 0.57734862 e = 0.57734862
x = 0.57735192 y = 0.57734697 z = 0.57735192 e = 0.57735192
Only the first, third and fourth solutions satisfy 2x ≤ y and 2z ≤ y. From
all of these solutions the largest value of e is e = 0.0000033036482, so if
a curved pyramid with this ratio is maintained, then p ≥ 108086391056891991
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.







The Singular code used to perform these operations is below.
ring r=0,(x,y,z,e),lp;
poly p = z6+x2y2*(x2+y2-3z2);
ideal I = x2+y2+z2-1,x-e;
poly q = diff(reduce(p,groebner(I)),z);
ideal J = p-108086391056891991/9903520314283042199192993792,I,q;
LIB "solve.lib";








poly p = z6+x2y2*(x2+y2-3z2);
ideal I = x2+y2+z2-1,z-e;
poly q = diff(reduce(p,groebner(I)),x);
ideal J = p-108086391056891991/9903520314283042199192993792,I,q;
LIB "solve.lib";







































E. The Condition for the Use of
F32/F64 Far from the Variety
This appendix is associated with Chapter 7 and in particular the accurate
evaluation of the Motzkin polynomial. Accurate evaluation far from the
variety requires less precision and this appendix determines the region where
F32 and F64 can be used.
E.1. The Conditions for the Use of F32











||x|| = 1, x, y, z ≥ 0,
(2z ≤ y ≤ 2x, x ≤ y or 2z ≤ x ≤ 2y, y ≤ x or
2z ≤ x ≤ y, y ≤ 2x or 2z ≤ y ≤ x, x ≤ 2y or
2x ≤ y ≤ 2z or 2y ≤ x ≤ 2z)(
x2 ≥ e2(x2 + y2 + z2) or
y2 ≥ e2(x2 + y2 + z2) or












)8 − 1) < min (p(x) :
||x|| = 1, x, y, z ≥ 0,
(2z ≤ y ≤ 2x, x ≤ y or 2z ≤ x ≤ 2y, y ≤ x or
2z ≤ x ≤ y, y ≤ 2x or 2z ≤ y ≤ x, x ≤ 2y or
2x ≤ y ≤ 2z or 2y ≤ x ≤ 2z)
(x ≥ e or y ≥ e or z ≥ e)


Taking the first two terms of the expansion of (1 + 2−23)8 and rounding up








x2 + y2 + z2 = 1, x, y, z ≥ 0,
(2z ≤ y ≤ 2x, x ≤ y or 2z ≤ x ≤ 2y, y ≤ x or
2z ≤ x ≤ y, y ≤ 2x or 2z ≤ y ≤ x, x ≤ 2y or
2x ≤ y ≤ 2z or 2y ≤ x ≤ 2z)
(x ≥ e or y ≥ e or z ≥ e)


Now the minimum of p will occur closest to the origin. So one of x, y or z
will be e. Given the symmetry in x and y consider only x = e and z = e.







2 + y2 + z2 = 1, x, y, z ≥ 0,
2x ≤ y, 2z ≤ y,
(x = e or z ≥ e)






x2 + y2 + z2 = 1 x = e (E.1)
Substituting the latter conditions into p gives:
p(z, e) = z6 + 4z4e2 + 4z2e4 − 5z2e2 − e4 + e2
The minimum of this expression will occur when ∂p/∂z = 0, namely:
6z5 + 16z3e2 + 8ze4 − 10ze2 = 0 (E.2)
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Together, the equations in E.1 and E.2, are four equations in four unknowns.









− 220327016256688764945910653 = 0
The solutions which have x, y, z ≥ 0 are:
x = 0.07677316 y = 0.99704859 z = 0 e = 0.07677316
x = 0.99704859 y = 0.07677316 z = 0 e = 0.99704859
x = 0.095825431 y = 0.93765632 z = 0.33409298 e = 0.095825431
x = 0.44677538 y = 0.68891201 z = 0.57078192 e = 0.44677538
x = 0.69570237 y = 0.45495471 z = 0.55589066 e = 0.69570237
None of these satisfy the boundary conditions.







2 + y2 + z2 = 1, x, y, z ≥ 0,
2x ≤ y, 2z ≤ y,
(x ≥ e or z = e)






x2 + y2 + z2 = 1 z = e (E.3)
Substituting the latter conditions into p gives:
p(x, e) = 4x4e2 − x4 + 4x2e4 − 5x2e2 + x2 + e6
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The minimum of this expression will occur when ∂p/∂x = 0, namely:
16x3e2 − 4x3 + 8xe4 − 10xe2 + 2x = 0 (E.4)
Together, the equations in E.3 and E.4, are four equations in four unknowns.
These equations can be solved using Gro¨bner bases. The variable e must
satisfy:
2656331146614175432704e10 − 1770887431076116955136e8
+ 288230373162414505984e6 − 15564447038111219712e4
+ 10376298025407479808e2 − 1688850572557410927 = 0
The solutions which have x, y, z ≥ 0 are:
x = 0 y = 0.90538322 z = 0.42459536 e = 0.42459536
x = 0.59903995 y = 0.59903995 z = 0.53132126 e = 0.53132126
x = 0.55481331 y = 0.55481331 z = 0.61997127 e = 0.61997127
None of these satisfy the boundary conditions.
This has investigated the turning points within the domain. Now turning
to the corners of the domain. The various boundaries of the domain are,
assuming x ≤ y without loss of generality due to the symmetry in x and y:
2z ≤ y ≤ 2x, x ≤ y
2z ≤ x ≤ y, y ≤ 2x
2x ≤ y ≤ 2z
The various points lying on the boundary are then:
x ≤ y = 2z
2z ≤ y = 2x
x/2 ≤ y/2 ≤ x = 2z
2z ≤ x = y
2x = y ≤ 2z
2x ≤ y = 2z
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Substituting x2 + y2 + z2 = 1 produces the following (x, y, z) points:
(
√
1− 5z2, 2z, z)
√





1− 5x2 ≤ x
(2z,
√
1− 5z2, z) z ≤
√





1− 2y2 ≤ y
(x, 2x,
√





1− 5z2, 2z, z)
√




1− 5z2, 2z, z) 1/3 ≤ z
(x, 2x,
√





1− 5z2, z) 1/
√
21 ≤ z ≤ 1/3
(y, y,
√
1− 2y2) 2/3 ≤ y ≤ 1/
√
2
The intersection of these lines with the cube x, y, z = e and thus the points





(1− e2)/5) e ≤ 2/3
(
√
1− 5e2/4, e, e/2) 2/3 ≤ e
(
√
1− 5e2, 2e, e) 1/3 ≤ e
(e, 2e,
√















1− 5e2/4, e/2) 2/
√










1− 5e2, e) 1/
√
21 ≤ e ≤ 1/3
(e, e,
√







(1− e2)/2, e) e ≤ 1/3
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The value of p at these points is:







e4 + e2 2/3 ≤ e
81e6 − 36e4 + 4e2 1/3 ≤ e










e2 + 1 e ≤ 2/
√
5






e4 + e2 2/
√
21 ≤ e ≤ 2/3
−81e6 + 63e4 + 17e2 + 1
125
2/3 ≤ e ≤ 4/
√
21
81e6 − 36e4 + 4e2 1/
√
21 ≤ e ≤ 1/3
9e4− 6e2 + 1 2/3 ≤ e ≤ 1/
√
2














e2(9e2 − 2)2 1/
√
21 ≤ e










e2 + 1 e ≤ 2/
√
5
9e6 + 36e4 − 24e2 + 4
25






If these minima were to equal the desired 20132667934359738368 then the only potential
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e = 0.90191337 e = 0.97897477
201326679
34359738368
= e2(9e2 − 2)2 1/
√
21 ≤ e
e = 0.45095668 e = 0.48948738





The Singular code used to perform these operations is below.
ring r=0,(x,y,z,e),lp;
poly p = z6+x2y2*(x2+y2-3z2);
ideal I = x2+y2+z2-1,x-e;
poly q = diff(reduce(p,groebner(I)),z);
ideal J = p-201326679/34359738368,I,q;
LIB "solve.lib";








poly p = z6+x2y2*(x2+y2-3z2);
ideal I = x2+y2+z2-1,z-e;
poly q = diff(reduce(p,groebner(I)),x);
ideal J = p-201326679/34359738368,I,q;
LIB "solve.lib";






E.2. The Conditions for the Use of F64
Repeating the process for F64, it is required to calculate, for p = z6 +











||x|| = 1, x, y, z ≥ 0,
(2z ≤ y ≤ 2x, x ≤ y or 2z ≤ x ≤ 2y, y ≤ x or
2z ≤ x ≤ y, y ≤ 2x or 2z ≤ y ≤ x, x ≤ 2y or
2x ≤ y ≤ 2z or 2y ≤ x ≤ 2z)(
x2 ≥ e2(x2 + y2 + z2) or
y2 ≥ e2(x2 + y2 + z2) or











)8 − 1) < min (p(x) :
||x|| = 1, x, y, z ≥ 0,
(2z ≤ y ≤ 2x, x ≤ y or 2z ≤ x ≤ 2y, y ≤ x or
2z ≤ x ≤ y, y ≤ 2x or 2z ≤ y ≤ x, x ≤ 2y or
2x ≤ y ≤ 2z or 2y ≤ x ≤ 2z)




Taking the first two terms of the expansion of (1 + 2−52)8 and rounding up






≤ min (p(x) :
x2 + y2 + z2 = 1, x, y, z ≥ 0,
(2z ≤ y ≤ 2x, x ≤ y or 2z ≤ x ≤ 2y, y ≤ x or
2z ≤ x ≤ y, y ≤ 2x or 2z ≤ y ≤ x, x ≤ 2y or
2x ≤ y ≤ 2z or 2y ≤ x ≤ 2z)
(x ≥ e or y ≥ e or z ≥ e)


Now the minimum of p will occur closest to the origin. So one of x, y or z
will be e. Given the symmetry in x and y consider only x = e and z = e.







2 + y2 + z2 = 1, x, y, z ≥ 0,
2x ≤ y, 2z ≤ y,
(x = e or z ≥ e)






x2 + y2 + z2 = 1 x = e (E.5)
Substituting the latter conditions into p gives:
p(z, e) = z6 + 4z4e2 + 4z2e4 − 5z2e2 − e4 + e2
The minimum of this expression will occur when ∂p/∂z = 0, namely:
6z5 + 16z3e2 + 8ze4 − 10ze2 = 0 (E.6)
Together, the equations in E.5 and E.6, are four equations in four unknowns.
These equations can be solved using Gro¨bner bases. The solutions which
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have x, y, z ≥ 0 are:
x = 0.0000033036247 y = 1 z = 0 e = 0.0000033036247
x = 1 y = 0.0000033036247 z = 0 e = 1
x = 0.0000033036482 y = 0.99999787 z = 0.0020651821 e = 0.0000033036482
x = 0.57734522 y = 0.57735496 z = 0.57735063 e = 0.57734522
x = 0.57735532 y = 0.57734558 z = 0.57734991 e = 0.57735532
None of these satisfy the boundary conditions.







2 + y2 + z2 = 1, x, y, z ≥ 0,
2x ≤ y, 2z ≤ y,
(x ≥ e or z = e)






x2 + y2 + z2 = 1 z = e (E.7)
Substituting the latter conditions into p gives:
p(x, e) = 4x4e2 − x4 + 4x2e4 − 5x2e2 + x2 + e6
The minimum of this expression will occur when ∂p/∂x = 0, namely:
16x3e2 − 4x3 + 8xe4 − 10xe2 + 2x = 0 (E.8)
Together, the equations in E.7 and E.8, are four equations in four unknowns.








− 267608942370685025168292073956722509879435887 = 0
The solutions which have x, y, z ≥ 0 are:
x = 0 y = 1 z = 0 e = 0
x = 0.57734836 y = 0.57735122 z = 0.57735122 e = 0.57734836
x = 0.57735218 y = 0.57734932 z = 0.57734932 e = 0.57735218
None of these satisfy the boundary conditions.
This has investigated the turning points within the domain. Now turning
to the corners of the domain. The various boundaries of the domain are,
assuming x ≤ y without loss of generality due to the symmetry in x and y:
2z ≤ y ≤ 2x, x ≤ y
2z ≤ x ≤ y, y ≤ 2x
2x ≤ y ≤ 2z
The various points lying on the boundary are then:
x ≤ y = 2z
2z ≤ y = 2x
x/2 ≤ y/2 ≤ x = 2z
2z ≤ x = y
2x = y ≤ 2z
2x ≤ y = 2z
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Substituting x2 + y2 + z2 = 1 produces the following (x, y, z) points:
(
√
1− 5z2, 2z, z)
√





1− 5x2 ≤ x
(2z,
√
1− 5z2, z) z ≤
√





1− 2y2 ≤ y
(x, 2x,
√





1− 5z2, 2z, z)
√




1− 5z2, 2z, z) 1/3 ≤ z
(x, 2x,
√





1− 5z2, z) 1/
√
21 ≤ z ≤ 1/3
(y, y,
√
1− 2y2) 2/3 ≤ y ≤ 1/
√
2
The intersection of these lines with the cube x, y, z = e and thus the points





(1− e2)/5) e ≤ 2/3
(
√
1− 5e2/4, e, e/2) 2/3 ≤ e
(
√
1− 5e2, 2e, e) 1/3 ≤ e
(e, 2e,
√















1− 5e2/4, e/2) 2/
√










1− 5e2, e) 1/
√
21 ≤ e ≤ 1/3
(e, e,
√







(1− e2)/2, e) e ≤ 1/3
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The value of p at these points is:







e4 + e2 2/3 ≤ e
81e6 − 36e4 + 4e2 1/3 ≤ e










e2 + 1 e ≤ 2/
√
5






e4 + e2 2/
√
21 ≤ e ≤ 2/3
−81e6 + 63e4 + 17e2 + 1
125
2/3 ≤ e ≤ 4/
√
21
81e6 − 36e4 + 4e2 1/
√
21 ≤ e ≤ 1/3
9e4− 6e2 + 1 2/3 ≤ e ≤ 1/
√
2














e2(9e2 − 2)2 1/
√
21 ≤ e










e2 + 1 e ≤ 2/
√
5
9e6 + 36e4 − 24e2 + 4
25




























e = 0.94280739 e = 0.94281069
108086391056891991
293
= e2(9e2 − 2)2 1/
√
21 ≤ e
e = 0.47140369 e = 0.47140535





The Singular code used to perform these operations is below.
ring r=0,(x,y,z,e),lp;
poly p = z6+x2y2*(x2+y2-3z2);
ideal I = x2+y2+z2-1,x-e;
poly q = diff(reduce(p,groebner(I)),z);
ideal J = p-108086391056891991/9903520314283042199192993792,I,q;
LIB "solve.lib";








poly p = z6+x2y2*(x2+y2-3z2);
ideal I = x2+y2+z2-1,z-e;
poly q = diff(reduce(p,groebner(I)),x);
ideal J = p-108086391056891991/9903520314283042199192993792,I,q;
LIB "solve.lib";
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F. Calculation of ∆ and pmin Near
x = y = z
This appendix is associated with Chapter 7 and in particular the accurate
evaluation of the Motzkin polynomial.
F.1. Calculation of ∆
Close to the variety x = y = z, the evaluation of p requires the implemen-
tation of only the dominant terms of p, pdom. It is required to know the






p = z6 + x2y2(x2 + y2 − 3z2)
pdom = 4z
4(x− z)2 + 4z4(x− z)(y − z) + 4z4(y − z)2
Over the domain defined by:
x ≤ 2y y ≤ 2x x ≤ 2z y ≤ 2z
(x− z)2 < e22(x2 + y2 + z2)
(y − z)2 < e22(x2 + y2 + z2)
Given that both p and pdom are homogeneous, the variables can be all be
scaled, leaving (pdom− p)/p unchanged. Therefore assume x2 + y2 + z2 = 1.
The largest relative difference will occur furthest from x = y = z and given
the symmetry in x and y it can be assumed without loss of generality that
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x− z = e where e = ±e2. Further, consider the function:
q = pdom − p− fp
= −8yz5 + 4yz4e− 9z6f − 13z6 − 24z5ef − 36z5e− 28z4e2f − 28z4e2
+ 6z4f + 10z4 − 16z3e3f − 16z3e3 + 14z3ef + 14z3e− 4z2e4f − 4z2e4
+ 11z2e2f + 11z2e2 − z2f − z2 + 4ze3f + 4ze3 − 2zef − 2ze+ e4f + e4
− e2f − e2
Where y2 + 2z2 + 2ze+ e2 − 1 = 0. If there is a value of f such that q = 0
and dq/dz = 0 then q |f | = ∆, therefore it is required to solve:
e = ±e2
y2 + 2z2 + 2ze+ e2 − 1 = 0
0 = −8yz5 + 4yz4e− 9z6f − 13z6 − 24z5ef − 36z5e− 28z4e2f
− 28z4e2 + 6z4f + 10z4 − 16z3e3f − 16z3e3 + 14z3ef + 14z3e
− 4z2e4f − 4z2e4 + 11z2e2f + 11z2e2 − z2f













− (2z + e)∂q
∂y
= −40y2z4 + 16y2z3e− 54yz5f − 78yz5 − 120yz4ef − 180yz4e
− 112yz3e2f − 112yz3e2 + 24yz3f + 40yz3 − 48yz2e3f − 48yz2e3
+ 42yz2ef + 42yz2e− 8yze4f − 8yze4 + 22yze2f + 22yze2 − 2yzf − 2yz
+ 4ye3f + 4ye3 − 2yef − 2ye+ 16z6 − 4z4e2
That is four equations in four unknowns but none of their solutions satisfies
the domain restrictions. Therefore the corners of the domain will stress the
relative size. Substituting x2 + y2 + z2 = 1, x − z = ±e2 and y − z = ±e2
363
in (pdom − p)/p gives the following functions:∣∣∣∣e2(84z − 31e2 + 64ze22 + 80e32)3(−4 + 4ze2 + 5e22)
∣∣∣∣ where z =
√
3− 2e22 − 2e2
3∣∣∣∣e2(84z + 31e2 + 64ze22 − 80e32)3(−4− 4ze2 + 5e22)
∣∣∣∣ where z =
√
3− 2e22 + 2e2
3∣∣∣∣ 3e22(5− 16e22)64e42 − 31e22 + 4
∣∣∣∣





The Singular code used to perform these operations is:
ring r=0,(x,y,z,e),lp;
poly p = z6+x2y2*(x2+y2-3z2);
poly pd = 4z4*(x-z)^2 + 4z4*(x-z)*(y-z) + 4z4*(y-z)^2;




poly p = z6+x2y2*(x2+y2-3z2);
poly pd = 4z4*(x-z)^2 + 4z4*(x-z)*(y-z) + 4z4*(y-z)^2;
ideal I = x2+y2+z2-1,x-z-e;
poly q = reduce(pd-p-f*p,groebner(I));
poly qq = y*diff(q,z)-(2z+e)*diff(q,y);
ideal J = I,q,qq,e-12582933/2199023255552;
LIB "solve.lib";




poly p = z6+x2y2*(x2+y2-3z2);
poly pd = 4z4*(x-z)^2 + 4z4*(x-z)*(y-z) + 4z4*(y-z)^2;
ideal I = x2+y2+z2-1,x-z-e;
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poly q = reduce(pd-p-f*p,groebner(I));
poly qq = y*diff(q,z)-(2z+e)*diff(q,y);
ideal J = I,q,qq,e+12582933/2199023255552;
LIB "solve.lib";




poly p = z6+x2y2*(x2+y2-3z2);
poly q = 4z4*(x-z)^2 + 4z4*(x-z)*(y-z) + 4z4*(y-z)^2 - p;
ideal I = x2+y2+z2-1,y-z-e,x-z-e;




poly p = z6+x2y2*(x2+y2-3z2);
poly q = 4z4*(x-z)^2 + 4z4*(x-z)*(y-z) + 4z4*(y-z)^2 - p;
ideal I = x2+y2+z2-1,y-z-e,x-z+e;
ideal J = groebner(I);
reduce(q,J);
reduce(p,J);
F.2. Calculation of pmin
Accurate evaluation close to the variety x = y = z requires knowing the
smallest value of p just off the variety. Points (x, y, z) which are F16 num-
bers, that are just off the variety x = y = z are of the form (note that the
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symmetry of x and y has been used to simplify the number of such points):
(2e, 2e, 2e(1− 2−11))
(2e(1− 2−11), 2e, 2e)
(2e(1 + (m− 1)2−10), 2e(1 +m2−10), 2e(1 +m2−10)) 0 < m < 210
(2e(1 +m2−10), 2e(1 +m2−10), 2e(1 + (m− 1)2−10)) 0 < m < 210
(2e(1 + (m+ 1)2−10), 2e(1 +m2−10), 2e(1 +m2−10)) 0 ≤ m < 210 − 1
(2e(1 +m2−10), 2e(1 +m2−10), 2e(1 + (m+ 1)2−10)) 0 ≤ m < 210 − 1
where − 14 ≤ e ≤ 15
The calculation of pmin requires all of the these numbers to satisfy ||x|| = 1,
normalising results:
(1, 1, 1− 2−11)√
3− 2−10 + 2−22
(1− 2−11, 1, 1)√
3− 2−10 + 2−22
(1 + (m− 1)2−10, 1 +m2−10, 1 +m2−10)√
3 + (3m− 1)2−9 + (3m2 − 2m+ 1)2−20 0 < m < 2
10
(1 +m2−10, 1 +m2−10, 1 + (m− 1)2−10)√
3 + (3m− 1)2−9 + (3m2 − 2m+ 1)2−20 0 < m < 2
10
(1 + (m+ 1)2−10, 1 +m2−10, 1 +m2−10)√
3 + (3m+ 1)2−9 + (3m2 + 2m+ 1)2−20
0 ≤ m < 210 − 1
(1 +m2−10, 1 +m2−10, 1 + (m+ 1)2−10)√
3 + (3m+ 1)2−9 + (3m2 + 2m+ 1)2−20
0 ≤ m < 210 − 1
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Substituting into pdom gives:
3× 2−20(1− 2−11)4
(3− 2−10 + 2−22)3
2−20
(3− 2−10 + 2−22)3
2−18(1 +m2−10)4
(3 + (3m− 1)2−9 + (3m2 − 2m+ 1)2−20)3 0 < m < 2
10
3× 2−18(1 + (m− 1)2−10)4
(3 + (3m− 1)2−9 + (3m2 − 2m+ 1)2−20)3 0 < m < 2
10
2−18(1 +m2−10)4
(3 + (3m+ 1)2−9 + (3m2 + 2m+ 1)2−20)3
0 ≤ m < 210 − 1
3× 2−18(1 + (m+ 1)2−10)4
(3 + (3m+ 1)2−9 + (3m2 + 2m+ 1)2−20)3
0 ≤ m < 210 − 1
Discarding obviously larger values:
2−20
(3− 2−10 + 2−22)3
2−18(1 +m2−10)4
(3 + (3m+ 1)2−9 + (3m2 + 2m+ 1)2−20)3
0 ≤ m < 210 − 1
The latter is smaller if:
474989023199232m6 + 2919282536582479872 ∗m5 + 5485492432906190073855 ∗m4
+ 2057992558161140247425024 ∗m3 − 4677862896379465111349231616 ∗m2
− 5334322310848269115763736969216 ∗m− 1639666436066962189356758948904960 > 0
0 ≤ m < 210 − 1
However the only positive root of this polynomial is 1022, so the minimum
is:
2−20





G. Calculation of ∆ and pmin Near
x = z = 0
This appendix is associated with Chapter 7 and in particular the accurate
evaluation of the Motzkin polynomial.
G.1. Calculation of ∆
Close to the variety x = z = 0, the evaluation of p requires the implemen-
tation of only the dominant terms of p, pdom. It is required to know the






p = z6 + x2y2(x2 + y2 − 3z2)
pdom = z
6 + x2y4
Over the domain defined by:
2x ≤ y 2z ≤ y
x2 < e24(x
2 + y2 + z2)
z2 < e24(x
2 + y2 + z2)
Given that both p and pdom are homogeneous, the variables can be all be
scaled, leaving (pdom− p)/p unchanged. Therefore assume x2 + y2 + z2 = 1.
The largest relative difference will occur furthest from z = x = 0 so first
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assuming that z = e where e = ±e4. Further, consider the function:
q = pdom − p− fp
= −y6 − 4y4e2f − 5y4e2 + y4f + 2y4 − 4y2e4f − 4y2e4
+ 5y2e2f + 5y2e2 − y2f − y2 − e6f
If there is a value of f such that q = 0 and dq/dy = 0 then q |f | = ∆,
therefore it is required to solve:
e = ±e4
0 = −y6 − 4y4e2f − 5y4e2 + y4f + 2y4 − 4y2e4f − 4y2e4
+ 5y2e2f + 5y2e2 − y2f − y2 − e6f
0 = −6y5 − 16y3e2f − 20y3e2 + 4y3f + 8y3 − 8ye4f − 8ye4
+ 10ye2f + 10ye2 − 2yf − 2y
That is three equations in three unknowns but none of their solutions sat-
isfies the domain restrictions.
Now looking into x = e:
q = pdom − p− fp
= −z6f − 4z4e2f − 3z4e2 − 4z2e4f − 2z2e4 + 5z2e2f
+ 3z2e2 + e6 + e4f − e4 − e2f
If there is a value of f such that q = 0 and dq/dy = 0 then q |f | = ∆,
therefore it is required to solve:
e = ±e4
0 = −z6f − 4z4e2f − 3z4e2 − 4z2e4f − 2z2e4 + 5z2e2f
+ 3z2e2 + e6 + e4f − e4 − e2f
0 = −6z5f − 16z3e2f − 12z3e2 − 8ze4f − 4ze4 + 10ze2f + 6ze2
That is three equations in three unknowns, the solutions that match the
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domain are:
x = 0.0000033036483 y = 1 z = 0 f = −0.10914092e− 10
x = 0.0000033036483 y = 0.99991198 z = 0.013268052 f = 0.00035225809
Now turning to the corners of the domain will stress the relative size.




The largest of these is the second of the previous solutions, which rounded





The Singular code used to perform these operations is:
ring r=0,(x,y,z,e,f),lp;
poly p = z6+x2y2*(x2+y2-3z2);
poly pd = z6+x2y4;
ideal I = x2+y2+z2-1,z-e;
poly q = reduce(pd-p-f*p,groebner(I));
poly qq = diff(q,y);
ideal J = I,q,qq,e-14529599/4398046511104;
LIB "solve.lib";
def R = solve(groebner(J));
setring R;
ring r=0,(x,y,z,e,f),lp;
poly p = z6+x2y2*(x2+y2-3z2);
poly pd = z6+x2y4;
ideal I = x2+y2+z2-1,z-e;
poly q = reduce(pd-p-f*p,groebner(I));
poly qq = diff(q,y);
ideal J = I,q,qq,e+14529599/4398046511104;
LIB "solve.lib";
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poly p = z6+x2y2*(x2+y2-3z2);
poly pd = z6+x2y4;
ideal I = x2+y2+z2-1,x-e;
poly q = reduce(pd-p-f*p,groebner(I));
poly qq = diff(q,z);
ideal J = I,q,qq,e-14529599/4398046511104;
LIB "solve.lib";





poly p = z6+x2y2*(x2+y2-3z2);
poly pd = z6+x2y4;
ideal I = x2+y2+z2-1,x-e;
poly q = reduce(pd-p-f*p,groebner(I));
poly qq = diff(q,z);
ideal J = I,q,qq,e+14529599/4398046511104;
LIB "solve.lib";
def R = solve(groebner(J));
setring R;
ring r=0,(x,y,z,e,f),lp;
poly p = z6+x2y2*(x2+y2-3z2);
poly q = z6+x2y4-p;
ideal I = x2+y2+z2-1,z-e,x-e;





poly p = z6+x2y2*(x2+y2-3z2);
poly q = z6+x2y4-p;
ideal I = x2+y2+z2-1,z-e,x+e;
ideal J = groebner(I);
reduce(q,J);
reduce(p,J);
G.2. Calculation of pmin
Accurate evaluation close to the variety x = z = 0 requires knowing the
smallest value of p just off the variety. Points (x, y, z) which are F16 num-
bers, that are just off the variety z = x = 0 are of the form (note that the
domain requires 2x ≤ y and 2z ≤ y and the inputs are bound by the F16
format):
(2−14, y, 0) 2−13 ≤ y ≤ 215(2− 2−10)
(0, y, 2−14) 2−13 ≤ y ≤ 215(2− 2−10)






Substituting into pdom gives:
2−28y4
(2−28 + y2)3
2−13 ≤ y ≤ 215(2− 2−10)
2−84
(2−28 + y2)3
2−13 ≤ y ≤ 215(2− 2−10)
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H. Calculation of pmin Just Off the
Origin and Far from the
Variety
This appendix is associated with Chapter 7 and in particular the accurate
evaluation of the Motzkin polynomial. Accurate evaluation close to the
origin requires knowing the smallest value of p just off the origin and not
close to the other subvarieties. It is required to calculate, for p = z6 +




||x|| = 1, x, y, z ≥ 0,
(2z ≤ y ≤ 2x, x ≤ y or 2z ≤ x ≤ 2y, y ≤ x or
2z ≤ x ≤ y, y ≤ 2x or 2z ≤ y ≤ x, x ≤ 2y or
2x ≤ y ≤ 2z or 2y ≤ x ≤ 2z)
x2 < e26(x
2 + y2 + z2),
y2 < e26(x
2 + y2 + z2),
z2 < e26(x





x2 + y2 + z2 = 1, x, y, z ≥ 0,
(2z ≤ y ≤ 2x, x ≤ y or 2z ≤ x ≤ 2y, y ≤ x or
2z ≤ x ≤ y, y ≤ 2x or 2z ≤ y ≤ x, x ≤ 2y or
2x ≤ y ≤ 2z or 2y ≤ x ≤ 2z)
x < e6, y < e6, z < e6

Substituting x2 + y2 + z2 = 1 into p gives:
p = 4y4z2 − y4 + 4y2z4 − 5y2z2 + y2 + z6
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The turning points of the p then satisfy ∂p/∂y = ∂p/∂z = 0. The turning
points satisfy:
12z9 − 7z7 + z5 = 0
12yz5 − 7yz3 + yz = 0
4y2z3 − y2z − 12z7 + 3z5 = 0
8y3z2 − 2y3 + 4yz4 − 5yz2 + y = 0
2y4 − 2y2z2 − y2 + 36z8 − 3z6 = 0
The first equation is satisfied if z = 0, 3, 4, only z = 0 lives inside the
domain, simplifying in light of this:
y − 2y3 = 0
So either y = 0, 1/
√
2. So the set of potential turning points (x, y, z) are:





Only the latter point is on the domain of interest and returns a value of p
of 1/4.
This has investigated the turning points within the domain. Now turning
to the corners of the domain. The various boundaries of the domain are,
assuming x ≤ y without loss of generality due to the symmetry in x and y:
2z ≤ y ≤ 2x, x ≤ y
2z ≤ x ≤ y, y ≤ 2x
2x ≤ y ≤ 2z
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The various points lying on the boundary are then:
x ≤ y = 2z
2z ≤ y = 2x
x/2 ≤ y/2 ≤ x = 2z
2z ≤ x = y
2x = y ≤ 2z
2x ≤ y = 2z
Substituting x2 + y2 + z2 = 1 produces the following (x, y, z) points:
(
√
1− 5z2, 2z, z)
√





1− 5x2 ≤ x
(2z,
√
1− 5z2, z) z ≤
√





1− 2y2 ≤ y
(x, 2x,
√





1− 5z2, 2z, z)
√
1− 5z2 ≤ z










1− 5z2, z) 1/
√
21 ≤ z ≤ 1/3
(y, y,
√
1− 2y2) 2/3 ≤ y ≤ 1/
√
2
Inserting these vales into p:
− 45x6 + 63x4 − 15x2 + 1
√
(1− e26)/5 ≤ x ≤ 1/
√
5
81z6 − 36z4 + 4z2 1/
√
21 ≤ z ≤ 1/3 (H.1)
9y4 − 6y2 + 1 2/3 ≤ y ≤ 1/
√
2 (H.2)
The first curve has turning points at:
− 270x5 + 252x3 − 30x = 0
The turning point, which can be shown to be a minimum, that falls within
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Now turning to equation H.1, the minimum occurs at the lowest end of







Finally turning to equation H.2, the minimum occurs at the lowest end of











The Singular code used to perform these operations is below.
ring r=0,(x,y,z,e),lp;
poly p = z6+x2y2*(x2+y2-3z2);
ideal I = x2+y2+z2-1;
poly q = reduce(p,groebner(I)); q;
ideal J = jacob(q);
LIB "solve.lib";
def R = solve(groebner(J));
setring R;
ring r=0,(z,y,x),lp;
poly p = z6+x2y2*(x2+y2-3z2);




poly p = z6+x2y2*(x2+y2-3z2);
ideal I = x-2z,y2-1+5z2;
reduce(p,groebner(I));
ring r=0,(x,z,y),lp;
poly p = z6+x2y2*(x2+y2-3z2);
ideal I = x-y,z2-1+2y2;
reduce(p,groebner(I));
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